首页>DS90CF384MTDSLASHNOPB>规格书详情

DS90CF384MTDSLASHNOPB中文资料德州仪器数据手册PDF规格书

PDF无图
厂商型号

DS90CF384MTDSLASHNOPB

功能描述

DS90C383/DS90CF384 3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz, 3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link-65 MHz

丝印标识

DS90CF384MTD

封装外壳

TSSOP

文件大小

811.57 Kbytes

页面数量

30

生产厂商

TI

中文名称

德州仪器

网址

网址

数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-10-7 14:14:00

人工找货

DS90CF384MTDSLASHNOPB价格和库存,欢迎联系客服免费人工找货

DS90CF384MTDSLASHNOPB规格书详情

General Description

The DS90C383 transmitter converts 28 bits of LVCMOS/

LVTTL data into four LVDS (Low Voltage Differential Signaling)

data streams. A phase-locked transmit clock is transmitted

in parallel with the data streams over a fifth LVDS link.

Every cycle of the transmit clock 28 bits of input data are

sampled and transmitted. The DS90CF384 receiver converts

the LVDS data streams back into 28 bits of LVCMOS/

LVTTL data. At a transmit clock frequency of 65 MHz, 24 bits

of RGB data and 3 bits of LCD timing and control data

(FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455

Mbps per LVDS data channel. Using a 65 MHz clock, the

data throughputs is 227 Mbytes/sec. The transmitter is offered

with programmable edge data strobes for convenient

interface with a variety of graphics controllers. The transmitter

can be programmed for Rising edge strobe or Falling

edge strobe through a dedicated pin. A Rising edge transmitter

will inter-operate with a Falling edge receiver

(DS90CF384) without any translation logic. Both devices are

also offered in a 64 ball, 0.8mm fine pitch ball grid array

(FBGA) package which provides a 44 % reduction in PCB

footprint compared to the TSSOP package.

This chipset is an ideal means to solve EMI and cable size

problems associated with wide, high speed TTL interfaces.

特性 Features

20 to 65 MHz shift clock support

Programmable transmitter (DS90C383) strobe select

Rising or Falling edge strobe)

Single 3.3V supply

Chipset (Tx + Rx) power consumption < 250 mW (typ)

Power-down mode (< 0.5 mW total)

Single pixel per clock XGA (1024x768) ready

Supports VGA, SVGA, XGA and higher addressability.

Up to 227 Megabytes/sec bandwidth

Up to 1.8 Gbps throughput

Narrow bus reduces cable size and cost

290 mV swing LVDS devices for low EMI

PLL requires no external components

Low profile 56-lead TSSOP package.

Also available in a 64 ball, 0.8mm fine pitch ball grid

array (FBGA) package

Falling edge data strobe Receiver

Compatible with TIA/EIA-644 LVDS standard

ESD rating >7 kV

Operating Temperature: −40°C to +85°C

供应商 型号 品牌 批号 封装 库存 备注 价格
NS
TSSOP56
3000
一级代理 原装正品假一罚十价格优势长期供货
询价
TI
2025+
TSSOP-56
16000
原装优势绝对有货
询价
NS
20+
TSSOP
2960
诚信交易大量库存现货
询价
NS/国半
2022+
TSSOP56
15000
原厂代理 终端免费提供样品
询价
NS/国半
21+
TSSOP56
20000
百域芯优势 实单必成 可开13点增值税发票
询价
NS
25+
TSSOP56
228
百分百原装正品 真实公司现货库存 本公司只做原装 可
询价
TI
专业军工
NA
1000
只做原装正品军工级部分订货
询价
NS
23+
TSSOP
2611
全新原装正品现货,支持订货
询价
TI
三年内
1983
只做原装正品
询价
NS/国半
2447
TSSOP56
100500
一级代理专营品牌!原装正品,优势现货,长期排单到货
询价