5-Tap Economy Timing Element Delay Line

DESCRIPTION The DS1100 series delay lines have five equally spaced taps providing delays from 4ns to 500ns. These devices are offered in 8-pin DIPs and surface-mount packages to save PC board area. Low cost and superior reliability over hybrid technology is achieved by the combination of a 100 si

文件：154.6 Kbytes 页数：6 Pages

DALLAS

Package：8-SOIC（0.154"，3.90mm 宽）；包装：管件 功能：不可编程 类别：集成电路（IC） 延迟线 描述：IC DELAY LINE 5TAP 75NS 8SOIC

AD

亚德诺

Package：8-SOIC（0.154"，3.90mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 功能：不可编程 类别：集成电路（IC） 延迟线 描述：IC DELAY LINE 5TAP 75NS 8SOIC

AD

亚德诺

Package：8-SOIC（0.154"，3.90mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 功能：不可编程 类别：集成电路（IC） 延迟线 描述：IC DELAY LINE 5TAP 75NS 8SOIC

AD

亚德诺