DAC5672数据手册集成电路（IC）的数模转换器（DAC）规格书PDF

描述 Description

The DAC5672 device is a monolithic, dual-channel, 14-bit, high-speed DAC with on-chip voltage reference.

Operating with update rates of up to 275 MSPS, the DAC5672 offers exceptional dynamic performance, tight-gain, and offset matching characteristics that make the device well-suited in I/Q baseband or direct IF communication applications.

Each DAC has a high-impedance, differential-current output suitable for single-ended or differential analog-output configurations. External resistors allow scaling the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature-compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.

The DAC5672 has two, 14-bit, parallel input ports with separate clocks and data latches. For flexibility, the DAC5672 supports multiplexed data for each DAC on one port when operating in interleaved mode.

The DAC5672 is specifically designed for a differential transformer-coupled output with a 50-Ω doubly-terminated load. For a 20-mA full-scale output current, a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm output power) are supported.

The DAC5672 is available in a 48-pin TQFP package. Pin compatibility between family members provides 12-bit (DAC5662) and 14-bit (DAC5672) resolutions. Furthermore, the DAC5672 is pin compatible to the DAC2904 and AD9767 dual DACs. The device is characterized for operation over the industrial temperature range from –40°C to 85°C.

特性 Features

• 14-Bit Dual Transmit Digital-to-Analog Converter (DAC)
• 275 MSPS Update Rate
• Single-Supply: 3 V to 3.6 V
• High Spurious-Free Dynamic Range (SFDR): 84 dBc at 5 MHz
• High Third-Order Two-Tone Intermodulation (IMD3): 79 dBc at 15.1 MHz and 16.1 MHz
• WCDMA Adjacent Channel Leakage Ratio (ACLR): 78 dB at Baseband
• WCDMA ACLR: 73 dB at 30.72 MHz
• Independent or Single Resistor Gain Control
• Dual or Interleaved Data
• On-Chip 1.2-V Reference
• Low Power: 330 mW
• Power-Down Mode: 9 mW
• Package: 48-Pin Thin-Quad Flat Pack (TQFP)