首页>CY7C1512KV18-300BZXI>规格书详情
CY7C1512KV18-300BZXI中文资料赛普拉斯数据手册PDF规格书
厂商型号 |
CY7C1512KV18-300BZXI |
参数属性 | CY7C1512KV18-300BZXI 封装/外壳为165-LBGA;包装为托盘;类别为集成电路(IC) > 存储器;产品描述:IC SRAM 72MBIT PARALLEL 165FBGA |
功能描述 | 72-Mbit QDR-II SRAM 2-Word Burst Architecture |
文件大小 |
814.94 Kbytes |
页面数量 |
30 页 |
生产厂商 | CypressSemiconductor |
企业简称 |
Cypress【赛普拉斯】 |
中文名称 | 赛普拉斯半导体公司官网 |
原厂标识 | |
数据手册 | |
更新时间 | 2024-9-20 22:30:00 |
相关芯片规格书
更多- CY7C1512KV18-300BZC
- CY7C1512KV18-300BZI
- CY7C1512KV18-300BZC
- CY7C1512KV18-300BZXC
- CY7C1512KV18-250BZC
- CY7C1512KV18-200BZXI
- CY7C1512KV18-300BZXC
- CY7C1512KV18-250BZXC
- CY7C1512KV18-250BZXI
- CY7C1512KV18-250BZI
- CY7C1512KV18-300BZC
- CY7C1512KV18-250BZC
- CY7C1512KV18-300BZI
- CY7C1512KV18-300BZXC
- CY7C1512KV18-250BZXC
- CY7C1512KV18-300BZI
- CY7C1512KV18-250BZXI
- CY7C1512KV18-250BZI
CY7C1512KV18-300BZXI规格书详情
Functional Description
The CY7C1510KV18, CY7C1525KV18, CY7C1512KV18, and CY7C1514KV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture. QDR-II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR-II architecture has separate data inputs and data outputs to completely eliminate the need to “turnaround” the data bus that exists with common I/O devices.
Features
■ Separate Independent Read and Write Data Ports
❐ Supports concurrent transactions
■ 333 MHz Clock for High Bandwidth
■ 2-word Burst on all Accesses
■ Double Data Rate (DDR) Interfaces on both Read and Write Ports (data transferred at 666 MHz) at 333 MHz
■ Two Input Clocks (K and K) for precise DDR timing
❐ SRAM uses rising edges only
■ Two Input Clocks for Output Data (C and C) to minimize Clock Skew and Flight Time mismatches
■ Echo Clocks (CQ and CQ) simplify Data Capture in High Speed Systems
■ Single Multiplexed Address Input bus latches Address Inputs for both Read and Write Ports
■ Separate Port Selects for Depth Expansion
■ Synchronous internally Self-timed Writes
■ QDR™-II operates with 1.5 Cycle Read Latency when DOFF is asserted HIGH
■ Operates similar to QDR-I Device with 1 Cycle Read Latency when DOFF is asserted LOW
■ Available in x8, x9, x18, and x36 Configurations
■ Full Data Coherency, providing Most Current Data
■ Core VDD = 1.8V (±0.1V); IO VDDQ = 1.4V to VDD
❐ Supports both 1.5V and 1.8V IO supply
■ Available in 165-ball FBGA Package (13 x 15 x 1.4 mm)
■ Offered in both Pb-free and non Pb-free Packages
■ Variable Drive HSTL Output Buffers
■ JTAG 1149.1 Compatible Test Access Port
■ Phase Locked Loop (PLL) for Accurate Data Placement
产品属性
- 产品编号:
CY7C1512KV18-300BZXI
- 制造商:
Cypress Semiconductor Corp
- 类别:
集成电路(IC) > 存储器
- 包装:
托盘
- 存储器类型:
易失
- 存储器格式:
SRAM
- 技术:
SRAM - 同步,QDR II
- 存储容量:
72Mb(4M x 18)
- 存储器接口:
并联
- 电压 - 供电:
1.7V ~ 1.9V
- 工作温度:
-40°C ~ 85°C(TA)
- 安装类型:
表面贴装型
- 封装/外壳:
165-LBGA
- 供应商器件封装:
165-FBGA(13x15)
- 描述:
IC SRAM 72MBIT PARALLEL 165FBGA
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
CYPRESS |
2018+ |
BGA |
6000 |
全新原装正品现货,假一赔佰 |
询价 | ||
CYPRESS |
23+ |
165FBGA |
4568 |
原厂原装正品现货,代理渠道,支持订货!!! |
询价 | ||
CYP |
2048+ |
BGA |
9852 |
只做原装正品现货!或订货假一赔十! |
询价 | ||
SPANSION(飞索) |
2021+ |
FBGA-165(13x15) |
499 |
询价 | |||
CYPRESS/赛普拉斯 |
23+ |
NA/ |
21 |
优势代理渠道,原装正品,可全系列订货开增值税票 |
询价 | ||
21+ |
N/A |
3680 |
全新原装亏本出 |
询价 | |||
CYPRESS(赛普拉斯) |
23+ |
LBGA165 |
7350 |
现货供应,当天可交货!免费送样,原厂技术支持!!! |
询价 | ||
CYPRESS |
22+ |
FBGA |
10000 |
原装正品优势现货供应 |
询价 | ||
CYP |
1948+ |
BGA |
6852 |
只做原装正品现货!或订货假一赔十! |
询价 | ||
原装CYPRESS |
16+ |
BGA |
660 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
询价 |