4-Mb (128K x 32) Pipelined DCD Sync SRAM

Functional Description[1] The CY7C1340F SRAM integrates 131,072 x 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). Features •

文件：348.94 Kbytes 页数：17 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mb (128K x 32) Pipelined DCD Sync SRAM

Functional Description[1] The CY7C1340F SRAM integrates 131,072 x 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). Features •

文件：348.94 Kbytes 页数：17 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

QFP

CYPRESS/赛普拉斯

上传：深圳市品优时代科技有限公司

TQFP-100(14x20)

CYPRESS(赛普拉斯)

上传：深圳市宇创芯科技有限公司

PLCC

CY

上传：深圳市勤思达科技有限公司