首页>CY7C1143V18-300BZXI>规格书详情
CY7C1143V18-300BZXI中文资料赛普拉斯数据手册PDF规格书
相关芯片规格书
更多- CY7C109V33-12ZC
- CY7C109V33-20ZC
- CY7C109V33L-25VC
- CY7C109V33-15ZC
- CY7C109V33-15VC
- CY7C109V33-25VC
- CY7C109V33-20VC
- CY7C109V33L-20VC
- CY7C109V33L-20ZC
- CY7C109V33L-25ZC
- CY7C1143V18-300BZI
- CY7C1141V18-300BZXI
- CY7C1141V18
- CY7C1141V18-300BZC
- CY7C1143V18-300BZC
- CY7C1143V18-300BZXC
- CY7C1141V18-300BZI
- CY7C1143V18
CY7C1143V18-300BZXI规格书详情
Functional Description
The CY7C1141V18, CY7C1156V18, CY7C1143V18, and CY7C1145V18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR™-II+ architecture. QDR-II+ architecture consists of two separate ports to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR-II+ architecture has separate data inputs and data outputs to completely eliminate the need to “turn-around” the data bus required with common IO devices. Access to each port is accomplished through a common address bus.
Features
■ Separate Independent read and write data ports
❐ Supports concurrent transactions
■ 300 MHz to 375 MHz clock for high bandwidth
■ 4-Word Burst for reducing address bus frequency
■ Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 750 MHz) at 375 MHz
■ Read latency of 2.0 clock cycles
■ Two input clocks (K and K) for precise DDR timing
❐ SRAM uses rising edges only
■ Echo clocks (CQ and CQ) simplify data capture in high speed systems
■ Single multiplexed address input bus latches address inputs for both read and write ports
■ Separate Port Selects for depth expansion
■ Data valid pin (QVLD) to indicate valid data on the output
■ Synchronous internally self-timed writes
■ Available in x8, x9, x18, and x36 configurations
■ Full data coherency providing most current data
■ Core VDD = 1.8V ± 0.1V; IO VDDQ = 1.4V to VDD[1]
■ Available in 165-Ball FBGA package (13 x 15 x 1.4 mm)
■ Offered in both Pb-free and non Pb-free packages
■ Variable drive HSTL output buffers
■ JTAG 1149.1 compatible test access port
■ Delay Lock Loop (DLL) for accurate data placement
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
CYPRESS/赛普拉斯 |
24+ |
FBGA165 |
58000 |
全新原厂原装正品现货,可提供技术支持、样品免费! |
询价 | ||
CYPRESS/赛普拉斯 |
22+ |
BGA |
9852 |
只做原装正品现货!或订货假一赔十! |
询价 | ||
CYPRESS |
ROHS+Original |
NA |
1625 |
专业电子元器件供应链/QQ 350053121 /正纳电子 |
询价 | ||
CYPRESS/赛普拉斯 |
2022+ |
BGA |
57550 |
询价 | |||
CYPRESS/赛普拉斯 |
2021+ |
FBGA165 |
6853 |
十年专营原装现货,假一赔十 |
询价 | ||
CYPRESS |
23+ |
NA |
1625 |
专业电子元器件供应链正迈科技特价代理QQ1304306553 |
询价 | ||
SPANSION(飞索) |
1921+ |
FBGA-165(13x15) |
3575 |
向鸿仓库现货,优势绝对的原装! |
询价 | ||
Cypress |
22+ |
165FBGA (13x15) |
9000 |
原厂渠道,现货配单 |
询价 | ||
Cypress |
23+ |
165-FBGA(13x15) |
9550 |
专业分销产品!原装正品!价格优势! |
询价 | ||
Cypress |
21+ |
25000 |
原厂原包 深圳现货 主打品牌 假一赔百 可开票! |
询价 |