首页>CDCLVP2102_V01>规格书详情

CDCLVP2102_V01中文资料德州仪器数据手册PDF规格书

PDF无图
厂商型号

CDCLVP2102_V01

功能描述

CDCLVP2102 Four-LVPECL Output, High-Performance Clock Buffer

文件大小

850.95 Kbytes

页面数量

31

生产厂商

TI

中文名称

德州仪器

网址

网址

数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-11-4 14:26:00

人工找货

CDCLVP2102_V01价格和库存,欢迎联系客服免费人工找货

CDCLVP2102_V01规格书详情

1 Features

1• Dual 1:2 Differential Buffer

• Two Clock Inputs

• Universal Inputs Can Accept LVPECL, LVDS,

LVCMOS/LVTTL

• Four LVPECL Outputs

• Maximum Clock Frequency: 2 GHz

• Maximum Core Current Consumption: 48 mA

• Very Low Additive Jitter: <100 fs, RMS in 10-kHz

to 20-MHz Offset Range

• 2.375-V to 3.6-V Device Power Supply

• Maximum Propagation Delay: 450 ps

• Maximum Within Bank Output Skew: 10 ps

• LVPECL Reference Voltage, VAC_REF, Available

for Capacitive-Coupled Inputs

• Industrial Temperature Range: –40°C to +85°C

• Supports 105°C PCB Temperature (Measured

with a Thermal Pad)

• Available in 3-mm × 3-mm, 16-Pin VQFN (RGT)

Package

• ESD Protection Exceeds 2000 V (HBM)

2 Applications

• Wireless Communications

• Telecommunications/Networking

• Medical Imaging

• Test and Measurement Equipment

3 Description

The CDCLVP2102 is a highly versatile, low additive

jitter buffer that can generate four copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS

inputs for a variety of communication applications. It

has a maximum clock frequency up to 2 GHz. Each

buffer block consists of one input that feeds two

LVPECL outputs. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to

20 MHz, and overall output skew is as low as 10 ps,

making the device a perfect choice for use in

demanding applications.

The CDCLVP2102 clock buffer distributes two clock

inputs (IN0, IN1) to four pairs of differential LVPECL

clock outputs (OUT0, OUT3) with minimum skew for clock distribution. Each buffer block consists of one

input that feeds two LVPECL clock outputs. The

inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.

The CDCLVP2102 is specifically designed for driving

50-Ω transmission lines. When driving the inputs in

single-ended mode, the LVPECL bias voltage

(VAC_REF) should be applied to the unused negative

input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.

The CDCLVP2102 is characterized for operation from

–40°C to +85°C and is available in a 3-mm × 3-mm, VQFN-16 package.

供应商 型号 品牌 批号 封装 库存 备注 价格
TI/德州仪器
22+
QFN16
12245
现货,原厂原装假一罚十!
询价
22+
5000
询价
TI/德州仪器
22+
QFN16
12140
原装正品
询价
TI/德州仪器
22+
QFN16
30000
十七年VIP会员,诚信经营,一手货源,原装正品可零售!
询价
TI
20+
NA
53650
TI原装主营-可开原型号增税票
询价
TI
20+
QFN
3000
一级代理,专注军工、汽车、医疗、工业、新能源、电力
询价
TI
25+
QFN16
40
百分百原装正品 真实公司现货库存 本公司只做原装 可
询价
TI/德州仪器
23+
QFN16
18204
原装正品代理渠道价格优势
询价
TI
22+
16QFN
9000
原厂渠道,现货配单
询价
TI/德州仪器
25+
VQFN-16
860000
明嘉莱只做原装正品现货
询价