CDC2516中文资料具有三态输出的 3.3V 相位锁定环路时钟驱动器数据手册TI规格书
CDC2516规格书详情
描述 Description
The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2516 operates at 3.3-V VCC and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC2516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC2516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AVCC to ground.
The CDC2516 is characterized for operation from 0°C to 70°C.
特性 Features
• Use CDCVF2510A as a Replacement for this Device
• Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
• Distributes One Clock Input to Four Banks of Four Outputs
• Separate Output Enable for Each Output Bank
• External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
• On-Chip Series-Damping Resistors
• No External RC Network Required Operates at 3.3-V VCC
• Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package
技术参数
- 制造商编号
:CDC2516
- 生产厂家
:TI
- Additive RMS jitter (Typ) (fs)
:200
- Output frequency (Max) (MHz)
:125
- Number of outputs
:16
- Output supply voltage (V)
:3.3
- Core supply voltage (V)
:3.3
- Output skew (ps)
:250
- Features
:1:4 fanout
- Operating temperature range (C)
:0 to 70
- Rating
:Catalog
- Output type
:TTL
- Input type
:TTL
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
TI |
23+ |
TSSOP48 |
5000 |
原装正品,假一罚十 |
询价 | ||
TI/德州仪器 |
24+ |
TSSOP |
9600 |
原装现货,优势供应,支持实单! |
询价 | ||
TI |
24+ |
TSSOP|48 |
71000 |
免费送样原盒原包现货一手渠道联系 |
询价 | ||
TI |
23+ |
TSSOP48 |
5000 |
全新原装,支持实单,非诚勿扰 |
询价 | ||
TI |
23+ |
TSSOP48 |
3200 |
公司只做原装,可来电咨询 |
询价 | ||
TI |
23+ |
48TSSOP |
9000 |
原装正品,支持实单 |
询价 | ||
TI |
16+ |
TSSOP |
10000 |
原装正品 |
询价 | ||
TI/德州仪器 |
2447 |
TSSOP48 |
100500 |
一级代理专营品牌!原装正品,优势现货,长期排单到货 |
询价 | ||
TI |
24+ |
SOP |
2426 |
询价 | |||
TI |
23+ |
N/A |
560 |
原厂原装 |
询价 |