CD74HC4017中文资料具有 10 个解码输出的高速 CMOS 逻辑十进制计数器/除法器数据手册TI规格书

描述 Description

The ’HC4017 is a high speed silicon gate CMOS 5-stage Johnson counter with 10 decoded outputs. Each of the decoded outputs is normally low and sequentially goes high on the low to high transition clock period of the 10 clock period cycle. The CARRY (TC) output transitions low to high after OUTPUT 10 goes low, and can be used in conjunction with the CLOCK ENABLE (CE\\) to cascade several stages.The CLOCK ENABLE input disables counting when in the high state. A RESET (MR) input is also provided which when taken high sets all the decoded outputs, except \"0\", low.
The device can drive up to 10 low power Schottky equivalent loads.

特性 Features

• Fully Static Operation
• Common Reset
• Typical fMAX = 50MHz at VCC =5V,CL = 15pF, TA =25°C
• Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Balanced Propagation Delay and Transition Times
• HC Types
• High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V