首页>CD74HC192NSR.A>规格书详情

CD74HC192NSR.A中文资料德州仪器数据手册PDF规格书

PDF无图
厂商型号

CD74HC192NSR.A

功能描述

High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters

丝印标识

HC192M

封装外壳

SOP

文件大小

759.25 Kbytes

页面数量

27

生产厂商

TI

中文名称

德州仪器

网址

网址

数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-12-12 18:37:00

人工找货

CD74HC192NSR.A价格和库存,欢迎联系客服免费人工找货

CD74HC192NSR.A规格书详情

特性 Features

• Synchronous Counting and Asynchronous

Loading

• Two Outputs for N-Bit Cascading

• Look-Ahead Carry for High-Speed Counting

• Fanout (Over Temperature Range)

- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55oC to 125oC

• Balanced Propagation Delay and Transition Times

• Significant Power Reduction Compared to LSTTL

Logic ICs

• HC Types

- 2V to 6V Operation

- High Noise Immunity: NIL = 30%, NIH = 30% of VCC

at VCC = 5V

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

VIL= 0.8V (Max), VIH = 2V (Min)

- CMOS Input Compatibility, Il ≤ 1μA at VOL, VOH

描述 Description

The ’HC192, ’HC193 and ’HCT193 are asynchronously

presettable BCD Decade and Binary Up/Down synchronous

counters, respectively.

Presetting the counter to the number on the preset data inputs

(P0-P3) is accomplished by a LOW asynchronous parallel

load input (PL). The counter is incremented on the low-to-high

transition of the Clock-Up input (and a high level on the Clock-

Down input) and decremented on the low to high transition of

the Clock-Down input (and a high level on the Clock-up input).

A high level on the MR input overrides any other input to clear

the counter to its zero state. The Terminal Count up (carry)

goes low half a clock period before the zero count is reached

and returns to a high level at the zero count. The Terminal

Count Down (borrow) in the count down mode likewise goes

low half a clock period before the maximum count (9 in the

192 and 15 in the 193) and returns to high at the maximum

count. Cascading is effected by connecting the carry and

borrow outputs of a less significant counter to the Clock-Up

and Clock-Down inputs, respectively, of the next most

significant counter.

If a decade counter is preset to an illegal state or assumes an

illegal state when power is applied, it will return to the normal

sequence in one count as shown in state diagram.

供应商 型号 品牌 批号 封装 库存 备注 价格
TI/德州仪器
25+
16-SO
65248
百分百原装现货 实单必成
询价
TI(德州仪器)
24+
SOP16208mil
7350
现货供应,当天可交货!免费送样,原厂技术支持!!!
询价
TI(德州仪器)
24+
SOP16208mil
2886
原装现货,免费供样,技术支持,原厂对接
询价
TI
23+
16-TSSOP
65600
询价
FAIRCHILD/仙童
24+
DIP
6618
公司现货库存,支持实单
询价
TI
22+
16SO
9000
原厂渠道,现货配单
询价
Texas Instruments
24+
16-SO
56200
一级代理/放心采购
询价
Texas Instruments
2022+
原厂原包装
8600
全新原装 支持表配单 中国著名电子元器件独立分销
询价
Texas Instruments
23+
16-SO
7300
专注配单,只做原装进口现货
询价
TI
24+
TSSOP16
26200
原装现货,诚信经营!
询价