丝印：CD4034BM；Package：SOIC；CMOS 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register

Features: # Bidirectional parallel data input ® Parallel or serial inputs/parallel outputs = Asynchronous or synchronous parallel data foading ® Parallel data-input enable on “A” data fines (3-state output) ® Data recirculation for register expansion # Multipackage register exp

文件：497.48 Kbytes 页数：12 Pages

TI

德州仪器

丝印：CD4034BM；Package：SOIC；CMOS 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register

Features: # Bidirectional parallel data input ® Parallel or serial inputs/parallel outputs = Asynchronous or synchronous parallel data foading ® Parallel data-input enable on “A” data fines (3-state output) ® Data recirculation for register expansion # Multipackage register exp

文件：497.48 Kbytes 页数：12 Pages

TI

德州仪器

8-Stage TRI-STATE Bidirectional Parallel/Serial Input/Output Bus Register

文件：198.83 Kbytes 页数：12 Pages

NSC

国半

CMOS 8-stage Static Bidirectional Parallel/Serial Input/Output Bus Resgister

文件：429.34 Kbytes 页数：11 Pages

TI

德州仪器

CMOS 8-Stage Static Bidirectional Parallel/Serial

文件：458.52 Kbytes 页数：13 Pages

TI

德州仪器

CMOS 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register

Features • High Voltage Types (20V Rating) • Bidirectional Parallel Data Input • Parallel or Serial Inputs/Parallel Outputs • Asynchronous or Synchronous Parallel Data Loading • Parallel Data-Input Enable on “A” Data Lines (3-State Output) • Data Recirculation for Register Expans

文件：149.43 Kbytes 页数：14 Pages

Intersil

CMOS 8-Stage Static Bidirectional Parallel/Serial

文件：458.52 Kbytes 页数：13 Pages

TI

德州仪器

CMOS 8-Stage Static Bidirectional Parallel/Serial

文件：458.52 Kbytes 页数：13 Pages

TI

德州仪器

Package：24-SOIC（0.295"，7.50mm 宽）；包装：管件 功能：通用 类别：集成电路（IC） 移位寄存器 描述：IC REGISTER CMOS BIDIRECT 24SOIC

TI

德州仪器

CMOS 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register

• High Voltage Types (20V Rating)\n• Bidirectional Parallel Data Input\n• Parallel or Serial Inputs/Parallel Outputs\n• Asynchronous or Synchronous Parallel Data Loading\n• Parallel Data-Input Enable on “A” Data Lines (3-State Output)\n• Data Recirculation for Register Expansion\n• Multipackage Regi;

Renesas

瑞萨