High-Capacity ADPCM Processor

This specification describes the Bt8110 and Bt8110B multichannel ADPCM processor CMOS integrated circuits that implement Adaptive Differential Pulse-Code Modulation (ADPCM) encoding and decoding. The fixed-rate coding algorithms include those specified in ANSI Standard T1.303-1989. These algorithm

文件：905 Kbytes 页数：84 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

High-Capacity ADPCM Processor

This specification describes the Bt8110 and Bt8110B multichannel ADPCM processor CMOS integrated circuits that implement Adaptive Differential Pulse-Code Modulation (ADPCM) encoding and decoding. The fixed-rate coding algorithms include those specified in ANSI Standard T1.303-1989. These algorithm

文件：905 Kbytes 页数：84 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

High-Capacity ADPCM Processor

Synaptics

新思

RF UP-CONVERTER WITH AGC FUNCTION IF QUADRATURE MODULATOR IC FOR DIGITAL MOBILE COMMUNICATION SYSTEMS

DESCRIPTION The µPC8158K is a silicon microwave monolithic integrated circuit designed as quadrature modulator for digital mobile communication systems. This MMIC consists of 0.8 GHz to 1.5 GHz up-converter and 100 MHz to 300 MHz quadrature modulator which are equipped with AGC and power save fun

文件：126.48 Kbytes 页数：12 Pages

NEC

瑞萨

UP CONVERTER WITH AGC FUNCTION QUADRATURE MODULATOR IC FOR DIGITAL MOBILE COMMUNICATION SYSTEMS

DESCRIPTION The µPC8129GR is a silicon monolithic integrated circuit designed as indirect quadrature modulator for digital mobile communication systems. This modulator consists of 0.8 GHz to 1.9 GHz up-converter and 100 MHz to 400 MHz quadrature modulator which are packaged in 20 pin SSOP. The de

文件：587.72 Kbytes 页数：3 Pages

NEC

瑞萨

900 MHz BAND DIRECT QUADRATURE MODULATOR IC FOR DIGITAL MOBILE COMMUNICATION SYSTEMS

DESCRIPTION The µPC8126K is a silicon monolithic integrated circuit designed as quadrature modulator for digital mobile communication systems. This IC integrates a pre-mixer for local signals plus a quadrature modulator operating from 889 MHz to 960 MHz. The chip which has been conventionally pac

文件：189.96 Kbytes 页数：20 Pages

NEC

瑞萨