ECL/PECL 첨 2 Divider

文件：157.57 Kbytes 页数：8 Pages

AZM

ECL/PECL 2 Divider

文件：103.43 Kbytes 页数：7 Pages

AZM

ECL/PECL 2 Divider

Arizona

ECL/PECL 첨 2 Divider

DESCRIPTION The AZ10/100LVEL32 is an integrated ÷2 divider. The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flop will attain a random logic state; the reset allows for the synchronization of multiple LVEL32’s in a system. FEATURES • Operat

文件：178.01 Kbytes 页数：8 Pages

AZM

ECL/PECL 첨 2 Divider

DESCRIPTION The AZ10/100LVEL32 is an integrated ÷2 divider. The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flop will attain a random logic state; the reset allows for the synchronization of multiple LVEL32’s in a system. FEATURES • Operat

文件：178.01 Kbytes 页数：8 Pages

AZM

ECL/PECL 첨 2 Divider

DESCRIPTION The AZ10/100EL32 is an integrated ÷2 divider. The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flop will attain a random logic state; the reset allows for the synchronization of multiple EL32’s in a system. The EL32 provides a VBB

文件：104.2 Kbytes 页数：6 Pages

AZM

ECL/PECL 첨 2 Divider

DESCRIPTION The AZ10/100EL32 is an integrated ÷2 divider. The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flop will attain a random logic state; the reset allows for the synchronization of multiple EL32’s in a system. The EL32 provides a VBB

文件：104.21 Kbytes 页数：6 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

ECL/PECL 첨 2 Divider

DESCRIPTION The AZ10/100LVEL32 is an integrated ÷2 divider. The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flop will attain a random logic state; the reset allows for the synchronization of multiple LVEL32’s in a system. FEATURES • Operat

文件：178.01 Kbytes 页数：8 Pages

AZM

ECL/PECL 2 Divider

文件：103.43 Kbytes 页数：7 Pages

AZM

PECL/ECL 2 Divider

文件：548.31 Kbytes 页数：9 Pages

AZM