APA600中文资料Actel数据手册PDF规格书
APA600规格书详情
Device Family Overview
The ProASICPLUS family of devices, Actel’s second generation family of flash FPGAs, offers enhanced performance over Actel’s ProASIC family. It combines the advantages of ASICs with the benefits of programmable devices through nonvolatile flash technology.
Features and Benefits
High Capacity
Commercial and Industrial
• 75,000 to 1 Million System Gates
• 27 K to 198 Kbits of Two-Port SRAM
• 66 to 712 User I/Os
Military
• 300, 000 to 1 Million System Gates
• 72 K to 198 Kbits of Two Port SRAM
• 158 to 712 User I/Os
Reprogrammable Flash Technology
• 0.22 µm 4 LM Flash-Based CMOS Process
• Live At Power-Up (LAPU) Level 0 Support
• Single-Chip Solution
• No Configuration Device Required
• Retains Programmed Design during Power-Down/Up Cycles
• Mil/Aero Devices Operate over Full Military Temperature Range
Performance
• 3.3 V, 32-Bit PCI, up to 50 MHz (33 MHz over military temperature)
• Two Integrated PLLs
• External System Performance up to 150 MHz
Secure Programming
• The Industry’s Most Effective Security Key (FlashLock®)
Low Power
• Low Impedance Flash Switches
• Segmented Hierarchical Routing Structure
• Small, Efficient, Configurable (Combinatorial or Sequential) Logic Cells
High Performance Routing Hierarchy
• Ultra-Fast Local and Long-Line Network
• High-Speed Very Long-Line Network
• High-Performance, Low Skew, Splittable Global Network
• 100 Routability and Utilization
I/O
• Schmitt-Trigger Option on Every Input
• 2.5 V / 3.3 V Support with Individually-Selectable Voltage and Slew Rate
• Bidirectional Global I/Os
• Compliance with PCI Specification Revision 2.2
• Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant
• Pin-Compatible Packages across the ProASICPLUS Family
Unique Clock Conditioning Circuitry
• PLL with Flexible Phase, Multiply/Divide, and Delay Capabilities
• Internal and/or External Dynamic PLL Configuration
• Two LVPECL Differential Pairs for Clock or Data Inputs
Standard FPGA and ASIC Design Flow
• Flexibility with Choice of Industry-Standard Front-End Tools
• Efficient Design through Front-End Timing and Gate Optimization
ISP Support
• In-System Programming (ISP) via JTAG Port
SRAMs and FIFOs
• SmartGen Netlist Generation Ensures Optimal Usage of Embedded Memory Blocks
• 24 SRAM and FIFO Configurations with Synchronous and Asynchronous Operation up to 150 MHz (typical)
产品属性
- 产品编号:
APA600-BG456I
- 制造商:
Microchip Technology
- 类别:
集成电路(IC) > FPGA(现场可编程门阵列)
- 系列:
ProASICPLUS
- 包装:
托盘
- 电压 - 供电:
2.3V ~ 2.7V
- 安装类型:
表面贴装型
- 工作温度:
-40°C ~ 85°C(TA)
- 封装/外壳:
456-BBGA
- 供应商器件封装:
456-PBGA(35x35)
- 描述:
IC FPGA 356 I/O 456BGA
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
ACTEL |
2016+ |
QFP |
9000 |
只做原装,假一罚十,公司可开17%增值税发票! |
询价 | ||
ACTEL/爱特 |
2020+ |
NA |
80000 |
只做自己库存,全新原装进口正品假一赔百,可开13%增 |
询价 | ||
MICROSEMI |
三年内 |
1983 |
纳立只做原装正品13590203865 |
询价 | |||
ANPEC/茂达电子 |
24+ |
TSSOP28 |
97 |
十年芯程一路原装 |
询价 | ||
Microchip/Microsemi |
23+ |
PQFP-208 |
2682 |
原厂原装正品现货,代理渠道,支持订货!!! |
询价 | ||
ACTEL |
2018+ |
SMD |
1680 |
一级代理原装进口现货 |
询价 | ||
ACTEL |
23+ |
BGA |
66800 |
现货正品专供军研究院 |
询价 | ||
ACTEL |
BGA |
650 |
正品原装--自家现货-实单可谈 |
询价 | |||
ALCTEL |
1942+ |
BGA1717 |
9852 |
只做原装正品现货或订货!假一赔十! |
询价 | ||
ACTEL |
22+ |
QFP |
20000 |
深圳原装现货正品有单价格可谈 |
询价 |
相关库存
更多- APA501-80-005
- APA501-60-006
- APA501-80-004
- APA501-00-001
- APA4880KI-TRL
- AP-A53168T
- AP-A53169T
- APA600-CGPP
- APA600-BGM
- APA600-CGM
- APA600-BGGB
- APA600-BGPP
- APA600-CQB
- APA600-CGGPP
- APA600-CGGM
- APA600-CGGB
- APA600-BGGI
- APA600-CGGES
- APA600-BGB
- APA600-CGGI
- APA600-CGI
- APA600-BGGPP
- APA600-CGB
- APA600-BGI
- APA600-BGGES
- APA600-BGES
- APA600-CGES
- APA600-BGGM
- APA6001
- APA6003
- APA6001
- APA6001