首页>APA075-FG1152ES>规格书详情
APA075-FG1152ES中文资料PDF规格书
APA075-FG1152ES规格书详情
Device Family Overview
The ProASICPLUS family of devices, Actel’s second generation family of flash FPGAs, offers enhanced performance over Actel’s ProASIC family. It combines the advantages of ASICs with the benefits of programmable devices through nonvolatile flash technology.
Features and Benefits
High Capacity
Commercial and Industrial
• 75,000 to 1 Million System Gates
• 27 K to 198 Kbits of Two-Port SRAM
• 66 to 712 User I/Os
Military
• 300, 000 to 1 Million System Gates
• 72 K to 198 Kbits of Two Port SRAM
• 158 to 712 User I/Os
Reprogrammable Flash Technology
• 0.22 µm 4 LM Flash-Based CMOS Process
• Live At Power-Up (LAPU) Level 0 Support
• Single-Chip Solution
• No Configuration Device Required
• Retains Programmed Design during Power-Down/Up Cycles
• Mil/Aero Devices Operate over Full Military Temperature Range
Performance
• 3.3 V, 32-Bit PCI, up to 50 MHz (33 MHz over military temperature)
• Two Integrated PLLs
• External System Performance up to 150 MHz
Secure Programming
• The Industry’s Most Effective Security Key (FlashLock®)
Low Power
• Low Impedance Flash Switches
• Segmented Hierarchical Routing Structure
• Small, Efficient, Configurable (Combinatorial or Sequential) Logic Cells
High Performance Routing Hierarchy
• Ultra-Fast Local and Long-Line Network
• High-Speed Very Long-Line Network
• High-Performance, Low Skew, Splittable Global Network
• 100 Routability and Utilization
I/O
• Schmitt-Trigger Option on Every Input
• 2.5 V / 3.3 V Support with Individually-Selectable Voltage and Slew Rate
• Bidirectional Global I/Os
• Compliance with PCI Specification Revision 2.2
• Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant
• Pin-Compatible Packages across the ProASICPLUS Family
Unique Clock Conditioning Circuitry
• PLL with Flexible Phase, Multiply/Divide, and Delay Capabilities
• Internal and/or External Dynamic PLL Configuration
• Two LVPECL Differential Pairs for Clock or Data Inputs
Standard FPGA and ASIC Design Flow
• Flexibility with Choice of Industry-Standard Front-End Tools
• Efficient Design through Front-End Timing and Gate Optimization
ISP Support
• In-System Programming (ISP) via JTAG Port
SRAMs and FIFOs
• SmartGen Netlist Generation Ensures Optimal Usage of Embedded Memory Blocks
• 24 SRAM and FIFO Configurations with Synchronous and Asynchronous Operation up to 150 MHz (typical)
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
Microsemi(美高森美) |
23+ |
FPBGA144 |
6000 |
诚信服务,绝对原装原盘 |
询价 | ||
MICROCHIP/微芯 |
23+ |
144-LBGA |
1930 |
只做原装,主打品牌QQ询价有询必回 |
询价 | ||
MICROCHIP/微芯 |
24+ |
SMT |
18000 |
诚以养德,用芯做事,全新原装原盒原标出货。 |
询价 | ||
MicrosemiCorporation |
23+ |
144-FPBGA(13x13) |
66800 |
进口原装现货假一罚十 |
询价 | ||
ACTEL/爱特 |
23+ |
NA/ |
13650 |
原装现货,当天可交货,原型号开票 |
询价 | ||
Microsemi(美高森美) |
23+ |
FPBGA144 |
7350 |
现货供应,当天可交货!免费送样,原厂技术支持!!! |
询价 | ||
Microse |
23+ |
NA |
10726 |
专做原装正品,假一罚百! |
询价 | ||
ACTEL/爱特 |
22+ |
BGA |
81 |
原装现货假一赔十 |
询价 | ||
Microsemi Corporation |
23+ |
144FPBGA |
9000 |
原装正品,支持实单 |
询价 | ||
ACTEL/爱特 |
22+ |
BGA |
8000 |
原装正品支持实单 |
询价 |