Low Cost DSP Microcomputers

GENERAL DESCRIPTION The ADSP-2104 and ADSP-2109 processors are single-chip microcomputers optimized for digital signal processing (DSP) and other high speed numeric processing applications. The ADSP-2104/ADSP-2109 processors are built upon a common core. Each processor combines the core DSP archi

文件：333.32 Kbytes 页数：36 Pages

AD

亚德诺

16位、20 MIPS、5v，2个串行端口

ADSP-2104和ADSP-2109处理器是单芯片微电脑产品，针对数字信号处理(DSP)以及其他高速数字处理应用进行了优化。ADSP-2104/ADSP-2109处理器基于相同内核制成。每款处理器均将DSP内核架构——计算单元、数据地址生成器和程序序列器——与不同特色功能相结合，如片内程序和数据存储器RAM（ADSP-2109含有4K字的程序ROM）、一个可编程计时器和两个串行端口。ADSP-2104/ADSP-2109采用高速亚微米双层金属CMOS工艺制造，指令速率为20 MIPS，指令周期时间为50 ns。ADSP-2104L和ADSP-2109L为3.3 v版，指令速率为13.824 最大指令速率：20 MIPS，50 ns\n独立片内程序和数据存储器总线\n程序存储器同时存储指令和数据（三总线性能）\n双通道数据地址生成器，采用模和位反转寻址方式\n高效程序序列化，零开销循环：单循环环路配置\n从位宽外部存储器（如EPROM）自动引导片内程序存储器\n双缓冲串行端口，压缩扩展硬件、自动数据缓冲和多通道工作模式\n三个边缘或电平敏感中断\n低功耗IDLE指令\nPLCC封装;

ADI

亚德诺

Low Cost DSP Microcomputers

GENERAL DESCRIPTION The ADSP-2104 and ADSP-2109 processors are single-chip microcomputers optimized for digital signal processing (DSP) and other high speed numeric processing applications. The ADSP-2104/ADSP-2109 processors are built upon a common core. Each processor combines the core DSP archi

文件：333.32 Kbytes 页数：36 Pages

AD

亚德诺

Low Cost DSP Microcomputers

GENERAL DESCRIPTION The ADSP-2104 and ADSP-2109 processors are single-chip microcomputers optimized for digital signal processing (DSP) and other high speed numeric processing applications. The ADSP-2104/ADSP-2109 processors are built upon a common core. Each processor combines the core DSP archi

文件：333.32 Kbytes 页数：36 Pages

AD

亚德诺

Low Cost DSP Microcomputers

文件：335.25 Kbytes 页数：36 Pages

AD

亚德诺

Low Cost DSP Microcomputers

文件：335.25 Kbytes 页数：36 Pages

AD

亚德诺

16-bit, 13 MIPS, 3.3v, 2 serial ports

The ADSP-2104 and ADSP-2109 processors are single-chip microcomputers optimized for digital signal processing (DSP) and other high speed numeric processing applications. The ADSP-2104/ADSP-2109 processors are built upon a common core. Each processor combines the core DSP architecture- computation un • 20 MIPS, 50 ns Maximum Instruction Rate\n• Wired and Wireless Voice\n• Separate On-Chip Buses for Program and Data Memory\n• VoIP/VoN\n• Optical Networking\n• Program Memory Stores Both Instructions and Data (Three-Bus Performance)\n• Dual Data Address Generators with Modulo and Bit-Reverse Addres;

ADI

亚德诺

Package：68-LCC（J 形引线）；包装：托盘 类别：集成电路（IC） DSP（数字信号处理器） 描述：IC DSP CONTROLLER 16BIT 68PLCC

AD

亚德诺