3.3 V, 100 Mbps, Half- and Full-Duplex

GENERAL DESCRIPTION The ADN4690E/ADN4692E/ADN4694E/ADN4695E are multipoint, low voltage differential signaling (M-LVDS) transceivers (driver and receiver pairs) that can operate at up to 100 Mbps (50 MHz). Slew rate control is implemented on the driver outputs. The receivers detect the bus state

文件：452.22 Kbytes 页数：20 Pages

AD

亚德诺

3.3 V, 200 Mbps, Half- and Full-Duplex

GENERAL DESCRIPTION The ADN4691E/ADN4693E/ADN4696E/ADN4697E are multipoint, low voltage differential signaling (M-LVDS) transceivers (driver and receiver pairs) that can operate at up to 200 Mbps (100 MHz). The receivers detect the bus state with a differential input of as little as 50 mV over a

文件：364.04 Kbytes 页数：20 Pages

AD

亚德诺

LVDS and M-LVDS Circuit Implementation Guide

INTRODUCTION Low voltage differential signaling (LVDS) is a standard for communicating at high speed in point-to-point applications. Multipoint LVDS (M-LVDS) is a similar standard for multipoint applications. Both LVDS and M-LVDS use differential signaling, a two-wire communication method where r

文件：593.25 Kbytes 页数：12 Pages

AD

亚德诺

3.3 V, 100 Mbps, Half- and Full-Duplex, High Speed M-LVDS Transceivers

GENERAL DESCRIPTION The ADN4690E/ADN4692E/ADN4694E/ADN4695E are multipoint, low voltage differential signaling (M-LVDS) transceivers (driver and receiver pairs) that can operate at up to 100 Mbps (50 MHz). Slew rate control is implemented on the driver outputs. The receivers detect the bus state

文件：485.86 Kbytes 页数：20 Pages

AD

亚德诺

3.3 V, 200 Mbps, Half- and Full-Duplex, High Speed M-LVDS Transceivers

GENERAL DESCRIPTION The ADN4691E/ADN4693E/ADN4696E/ADN4697E are multipoint, low voltage differential signaling (M-LVDS) transceivers (driver and receiver pairs) that can operate at up to 200 Mbps (100 MHz). The receivers detect the bus state with a differential input of as little as 50 mV over a

文件：395.64 Kbytes 页数：20 Pages

AD

亚德诺

High Speed Evaluation Board for Half-Duplex M-LVDS Transceivers

文件：307.18 Kbytes 页数：8 Pages

AD

亚德诺

High Speed Evaluation Board for Full Duplex M-LVDS Transceivers

文件：581.69 Kbytes 页数：8 Pages

AD

亚德诺

3.3 V, 100 Mbps, Half- and Full-Duplex, High Speed M-LVDS Transceivers

GENERAL DESCRIPTION The ADN4690E/ADN4692E/ADN4694E/ADN4695E are multipoint, low voltage differential signaling (M-LVDS) transceivers (driver and receiver pairs) that can operate at up to 100 Mbps (50 MHz). Slew rate control is implemented on the driver outputs. The receivers detect the bus state

文件：485.86 Kbytes 页数：20 Pages

AD

亚德诺

3.3 V, 100 Mbps, Half- and Full-Duplex, High Speed M-LVDS Transceivers

GENERAL DESCRIPTION The ADN4690E/ADN4692E/ADN4694E/ADN4695E are multipoint, low voltage differential signaling (M-LVDS) transceivers (driver and receiver pairs) that can operate at up to 100 Mbps (50 MHz). Slew rate control is implemented on the driver outputs. The receivers detect the bus state

文件：485.86 Kbytes 页数：20 Pages

AD

亚德诺

带1型接收机的3.3 V、100 Mbps、全双工、高速M-LVDS收发器

ADN4690E/ADN4692E是多点低压差分信号(M-LVDS)收发器（驱动器和接收机对），工作速率最高可达100 Mbps (50 MHz)。驱动器输出端实施压摆率控制，以增强输出信号完整性，并较大程度地减少反射。接收机可在-1 V至+3.4 V的共模电压范围内利用低至50 mV的差分输入检测总线状态。总线引脚上提供最高可达±15 kV的ESD保护。 ADN4690E/ADN4692E遵循M-LVDS的TIA/EIA-899标准，为TIA/EIA-644 LVDS器件添加了额外的多点能力。该驱动器在多点总线拓扑结构上允许低至30 Ω的总线负载，且控制驱动器输出转换时间以较大程度 • 多点LVDS收发器（低电压差分信号驱动器和接收器对）\n\n• 开关速率： 100 Mbps (50 MHz)\n\n• 支持的总线负载： 30 Ω至55 Ω\n\n• 2类接收器可供选择\n• 1类(ADN4690E/ADN4692E)： 迟滞为25 mV;

ADI

亚德诺