CMOS V/5 V/3 V Triple SPDT Switch

GENERAL DESCRIPTION The ADG633 is a low voltage CMOS device comprising three independently selectable single-pole, double-throw (SPDT) switches. The device is fully specified for ±5 V, +5 V, and +3 V supplies. The ADG633 switches are turned on with a logic low (or high) on the appropriate control

文件：546.9 Kbytes 页数：12 Pages

AD

亚德诺

CMOS、±5 V/5 V/3 V、三通道单刀双掷开关

ADG633是一款低压CMOS器件，内置三个独立可选的单刀双掷(SPDT)开关。 额定电源电压为±5 V、5 V和3 V。ADG633开关的接通条件是相关的控制输入为逻辑低电平。接通时，各开关在两个方向的导电性能相同，输入信号范围可扩展至电源电压范围。该器件提供 EN 输入，用来使能或禁用器件。禁用时，所有通道均关断。\n\n ADG633采用增强型工艺设计，具有低功耗和高开关速度特性。低功耗和2 V至12 V的工作电压范围，使它非常适合电池供电的便携式仪表应用。所有通道均采用先开后合式开关，防止开关通道时发生瞬时短路。所有数字输入均具有0.8 V至2.4 V逻辑阈值，确保使用+5 • ±2 V至±6 V双电源供电\n\n• 2 V至12 V单电源供电\n\n• 汽车应用温度范围：-40ºC至+125ºC\n\n• 泄漏电流：<0.2 nA\n\n• 导通电阻：52 Ω（整个信号范围内）;

ADI

亚德诺

CMOS V/5 V/3 V Triple SPDT Switch

GENERAL DESCRIPTION The ADG633 is a low voltage CMOS device comprising three independently selectable single-pole, double-throw (SPDT) switches. The device is fully specified for ±5 V, +5 V, and +3 V supplies. The ADG633 switches are turned on with a logic low (or high) on the appropriate control

文件：546.9 Kbytes 页数：12 Pages

AD

亚德诺

CMOS V/5 V/3 V Triple SPDT Switch

GENERAL DESCRIPTION The ADG633 is a low voltage CMOS device comprising three independently selectable single-pole, double-throw (SPDT) switches. The device is fully specified for ±5 V, +5 V, and +3 V supplies. The ADG633 switches are turned on with a logic low (or high) on the appropriate control

文件：546.9 Kbytes 页数：12 Pages

AD

亚德诺

CMOS, 짹5 V/5 V/3 V, Triple SPDT Switch

文件：384.99 Kbytes 页数：16 Pages

AD

亚德诺

Triple SPDT Switch

文件：384.99 Kbytes 页数：16 Pages

AD

亚德诺

CMOS, 짹5 V/5 V/3 V, Triple SPDT Switch

文件：384.99 Kbytes 页数：16 Pages

AD

亚德诺

CMOS, 짹5 V/5 V/3 V, Triple SPDT Switch

文件：384.99 Kbytes 页数：16 Pages

AD

亚德诺

CMOS, 짹5 V/5 V/3 V, Triple SPDT Switch

文件：384.99 Kbytes 页数：16 Pages

AD

亚德诺

CMOS, 짹5 V/5 V/3 V, Triple SPDT Switch

文件：384.99 Kbytes 页数：16 Pages

AD

亚德诺