1.8 V, 6 LVDS/12 CMOS Outputs Low Power Clock Fanout Buffer

CIRCUIT DESCRIPTION The circuit in Figure 1 was constructed by connecting the respective evaluation boards for the individual products. Connections were made with matched cable lengths. The first of three basic requirements to synchronize multiple AD9910’s is to provide a co-incident reference

文件：524.01 Kbytes 页数：16 Pages

AD

亚德诺

包装：盒 功能：时钟缓冲器/驱动器/接收器/转换器 类别：开发板，套件，编程器 评估和演示板及套件 描述：BOARD EVALUATION FOR ADCLK846

AD

亚德诺

1.8 V, 6 LVDS/12 CMOS Outputs Low Power Clock Fanout Buffer

CIRCUIT DESCRIPTION The circuit in Figure 1 was constructed by connecting the respective evaluation boards for the individual products. Connections were made with matched cable lengths. The first of three basic requirements to synchronize multiple AD9910’s is to provide a co-incident reference

文件：524.01 Kbytes 页数：16 Pages

AD

亚德诺

1.8 V, 6 LVDS/12 CMOS Outputs Low Power Clock Fanout Buffer

文件：468.98 Kbytes 页数：15 Pages

AD

亚德诺

1.8 V, 6 LVDS/12 CMOS Outputs Low Power Clock Fanout Buffer

CIRCUIT DESCRIPTION The circuit in Figure 1 was constructed by connecting the respective evaluation boards for the individual products. Connections were made with matched cable lengths. The first of three basic requirements to synchronize multiple AD9910’s is to provide a co-incident reference

文件：524.01 Kbytes 页数：16 Pages

AD

亚德诺