首页>ADC14DS080CISQESLASHNOPB>规格书详情
ADC14DS080CISQESLASHNOPB中文资料德州仪器数据手册PDF规格书
相关芯片规格书
更多- ADC14DC080CISQ
- ADC14DS080
- ADC14DC080
- ADC14DC105CISQ
- ADC14DS080CISQ
- ADC14DS080_0712
- ADC14DC105
- ADC14C105EB
- ADC14DS080
- ADC14DC080
- ADC14DS080CISQE/NOPB
- ADC14DC080CISQE/NOPB
- ADC14C105CISQSLASHNOPB
- ADC14DC080CISQESLASHNOPB
- ADC14DS080CISQE/NO.A
- ADC14DS080CISQE/NOPB
- ADC14DC080CISQE/NO.A
- ADC14DC080CISQE/NOPB
ADC14DS080CISQESLASHNOPB规格书详情
1FEATURES
2• Clock Duty Cycle Stabilizer
• Single +3.0V or 3.3V Supply Operation
• Serial LVDS Outputs
• Serial Control Interface
• Overrange Outputs
• 60-Pin WQFN Package, (9x9x0.8mm, 0.5mm
Pin-Pitch)
APPLICATIONS
• High IF Sampling Receivers
• Wireless Base Station Receivers
• Test and Measurement Equipment
• Communications Instrumentation
• Portable Instrumentation
KEY SPECIFICATIONS
• Resolution: 14 Bits
• Conversion Rate: 80 MSPS
• SNR: (fIN = 170 MHz) 72 dBFS (typ)
• SFDR: (f IN = 170 MHz) 82 dBFS (typ)
• Full Power Bandwidth: 1 GHz (typ)
• Power Consumption: 800 mW (typ)
DESCRIPTION
The ADC14DS080 is a high-performance CMOS
analog-to-digital converter capable of converting two
analog input signals into 14-bit digital words at rates
up to 80 Mega Samples Per Second (MSPS). The
digital outputs are serialized and provided on
differential LVDS signal pairs. These converters use a differential, pipelined architecture with digital error
correction and an on-chip sample-and-hold circuit to
minimize power consumption and the external
component count, while providing excellent dynamic
performance. A unique sample-and-hold stage yields
a full-power bandwidth of 1 GHz. The ADC14DS080
may be operated from a single +3.0V or 3.3V power
supply. A power-down feature reduces the power
consumption to very low levels while still allowing fast
wake-up time to full operation. The differential inputs accept a 2V full scale differential input swing. A stable
1.2V internal voltage reference is provided, or the
ADC14DS080 can be operated with an external 1.2V
reference. Output data format (offset binary versus
2's complement) and duty cycle stabilizer are
selectable. The duty cycle stabilizer maintains
performance over a wide range of clock duty cycles.
A serial interface allows access to the control
registers for full control of the ADC14DS80
functionality. The ADC14DS080 is available in a 60-
lead WQFN package and operates over the industrial
temperature range of −40°C to +85°C.
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
National |
25+ |
25000 |
原厂原包 深圳现货 主打品牌 假一赔百 可开票! |
询价 | |||
NS |
22+ |
LLP |
8000 |
原装正品支持实单 |
询价 | ||
NSC |
24+ |
60-LLP |
7500 |
询价 | |||
TI |
2025+ |
原厂原装 |
16000 |
原装优势绝对有货 |
询价 | ||
TexasInstruments |
18+ |
ICADC14BIT105MSPSDUAL60- |
6580 |
公司原装现货/欢迎来电咨询! |
询价 | ||
TI |
23+ |
60WQFN |
9000 |
原装正品,支持实单 |
询价 | ||
NS/国半 |
23+ |
LLP |
5000 |
原厂授权代理,海外优势订货渠道。可提供大量库存,详 |
询价 | ||
Rochester |
25+ |
电联咨询 |
7800 |
公司现货,提供拆样技术支持 |
询价 | ||
TI |
22+ |
60WQFN |
9000 |
原厂渠道,现货配单 |
询价 | ||
原装TI |
24+ |
LLP60 |
5000 |
全现原装公司现货 |
询价 |