首页>ADC12QJ1600ALRSHP>规格书详情
ADC12QJ1600ALRSHP中文资料PDF规格书
ADC12QJ1600ALRSHP规格书详情
1 Features
• Radiation Performance:
– Total Ionizing Dose (TID): 300 krad (Si)
– Single Event Latchup (SEL): 120 MeV-cm2/mg
– Single Event Upset (SEU) immune registers
• ADC Core:
– Resolution: 12 Bit
– Maximum sampling rate: 1.6 GSPS
– Non-interleaved architecture
– Internal dither reduces high-order harmonics
• Performance specifications (–1 dBFS):
– SNR (100 MHz): 57.4 dBFS
– ENOB (100 MHz): 9.1 Bits
– SFDR (100 MHz): 64 dBc
– Noise floor (–20 dBFS): –147 dBFS
• Full-scale input voltage: 800 mVPP-DIFF
• Full-power input bandwidth: 6 GHz
• JESD204C Serial data interface:
– Support for 2 to 8 total SerDes lanes
– Maximum baud-rate: 17.16 Gbps
– 64B/66B and 8B/10B encoding modes
– Subclass-1 support for deterministic latency
– Compatible with JESD204B receivers
• Optional internal sampling clock generation
– Internal PLL and VCO (7.2–8.2 GHz)
• SYSREF Windowing eases synchronization
• Four clock outputs simplify system clocking
– Reference clocks for FPGA or adjacent ADC
– Reference clock for SerDes transceivers
• Timestamp input and output for pulsed systems
• Power consumption (1 GSPS): 1.9W
• Power supplies: 1.1 V, 1.9 V
2 Applications
• Electronic warfare (SIGINT, ELINT)
• Satellite communications (SATCOM)
3 Description
ADC12QJ1600-SP is a quad channel, 12-bit, 1.6
GSPS analog-to-digital converters (ADC). Low power
consumption, high sampling rate and 12-bit resolution
makes the device suited for a variety of multi-channel
communications systems.
Full-power input bandwidth (-3 dB) of 6 GHz enables
direct RF sampling of L-band and S-band.
4 Description (continued)
A number of clocking features are included to relax system hardware requirements, such as an internal phaselocked
loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock
outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is
provided for pulsed systems.
JESD204C serialized interface decreases system size by reducing the amount of printed circuit board (PCB)
routing. Interface modes support from 2 to 8 lanes (dual and quad channel devices) or 1 to 4 lanes (for the
single channel device), with SerDes baud-rates up to 17.16 Gbps, to allow the optimal configuration for each
application.
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
NSC |
2015+ |
QFN60 |
3526 |
原装原包假一赔十 |
询价 | ||
TI |
三年内 |
1983 |
纳立只做原装正品13590203865 |
询价 | |||
TI |
21+ |
8500 |
公司只做原装,诚信经营 |
询价 | |||
AD |
23+ |
原厂原装 |
1006 |
特价库存 |
询价 | ||
TI |
23+ |
60WQFN |
9000 |
原装正品,支持实单 |
询价 | ||
ADC12QM |
1 |
1 |
询价 | ||||
NS |
23+ |
NA |
282 |
专做原装正品,假一罚百! |
询价 | ||
ADI/亚德诺 |
22+ |
66900 |
原封装 |
询价 | |||
ADI/亚德诺 |
21+ |
原封装 |
13880 |
公司只售原装,支持实单 |
询价 | ||
21+ |
NA |
500 |
原装热卖可订货 |
询价 |