PRODUCT DESCRIPTION

The AD800 and AD802 employ a second order phase-locked loop architecture to perform clock recovery and data retiming on Non-Return to Zero, NRZ, data. This architecture is capable of supporting data rates between 20 Mbps and 160 Mbps. The products described here have been defined to work with standard telecommunications bit rates. 45 Mbps DS-3 and 52 Mbps STS-1 are supported by the AD800-45 and AD800-52 respectively. 155 Mbps STS-3 or STM-1 are supported by the AD802-155.

Unlike other PLL-based clock recovery circuits, these devices do not require a preamble or an external VCXO to lock onto input data. The circuit acquires frequency and phase lock using two control loops. The frequency acquisition control loop initially acquires the clock frequency of the input data. The phase-lock loop then acquires the phase of the input data, and ensures that the phase of the output signals track changes in the phase of the input data. The loop damping of the circuit is dependent on the value of a user selected capacitor; this defines jitter peaking performance and impacts acquisition time. The devices exhibit 0.08 dB jitter peaking, and acquire lock on random or scrambled data within 4 × 105 bit periods when using a damping factor of 5.

FEATURES

Standard Products

44.736 Mbps—DS-3

51.84 Mbps—STS-1

155.52 Mbps—STS-3 or STM-1

Accepts NRZ Data, No Preamble Required

Recovered Clock and Retimed Data Outputs

Phase-Locked Loop Type Clock Recovery—No Crystal Required

Random Jitter: 208 Peak-to-Peak

Pattern Jitter: Virtually Eliminated

10KH ECL Compatible

Single Supply Operation: –5.2 V or +5 V

Wide Operating Temperature Range: –408C to +858C

AD800属于开发板，套件，编程器 > 评估板 - 运算放大器。亚德诺半导体技术有限公司制造生产的AD800评估板 - 运算放大器运算放大器评估板是装有元器件的电路，用于提供特定集成电路或器件的工作实例。该产品族中的电路板提供了运算放大器实例。每个 IC 的通道类型有单通道、双通道、三通道、四通道和八通道，放大器类型包括音频、自动归零、缓冲器、斩波器、电流反馈、电流检测、差动、差分、四通道、仪表、隔离、J-FET、限幅、对数、功率、可编程增益、采样保持、跨阻、可变增益、视频、电压反馈和零漂移。