3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23

GENERAL DESCRIPTION The AD79401 is a 14-bit, fast, low power, successive approximation ADC. The part operates from a single 2.50 V to 5.5 V power supply and features throughput rates up to 100 kSPS. The part contains a low noise, wide bandwidth track-and-hold amplifier that can handle input frequ

文件：480.47 Kbytes 页数：20 Pages

AD

亚德诺

14-Bit, 2.5 MSPS, PulSAR 15.5 mW ADC in LFCSP

GENERAL DESCRIPTION The AD79441 is a 14-bit, 2.5 MSPS successive approximation analog-to-digital converter (SAR ADC). It contains a low power, high speed, 14-bit sampling ADC, an internal conversion clock, an internal reference (and buffer), error correction circuits, and a versatile serial inter

文件：582.73 Kbytes 页数：28 Pages

AD

亚德诺

1 nV/?숰z, Low Power

文件：632.14 Kbytes 页数：28 Pages

AD

亚德诺

15.5 mW ADC in LFCSP

文件：689.02 Kbytes 页数：29 Pages

AD

亚德诺

1 nV/?숰z, Low Power, Rail-to-Rail Output Amplifiers

文件：515.789 Kbytes 页数：28 Pages

AD

亚德诺

14位、2.5 MSPS、15.5 mW PulSAR ADC，采用LFCSP封装

AD7944是一款14位、2.5 MSPS逐次逼近型模数转换器(SAR ADC)。它内置一个低功耗、高速、14位采样ADC、一个内部转换时钟、一个内部基准电压源（和缓冲）、纠错电路以及一个多功能串行接口端口。在CNV上升沿，AD7944对IN+与IN-之间的模拟输入电压差进行采样，范围从0 V至VREF。该器件具有两种采样模式：极高采样速率turbo模式（TURBO高）；低功耗正常模式（TURBO低），适用于低功耗应用，其功耗与吞吐量呈比例关系。正常模式（TURBO低）下，SPI兼容型串行接口还能够利用SDI输入，将几个ADC以菊花链形式串联到单三线式总线上，并提供一个可选的忙闲指示。采用独立 • 14位分辨率、无失码\n\n• 吞吐速率：2.5 MSPS（TURBO高），2.0 MSPS（TURBO低）\n\n• 低功耗\n15.5 mW（2.5 MSPS，外部基准电压源）\n28 mW（2.5 MSPS，内部基准电压源）\n\n• INL：±0.25 LSB（典型值），±1.0 LSB（最大值）\n\n• SNR\n84 dB（采用片内基准电压源）\n84.5 dB（采用外部基准电压源）\n\n• 4.096 V内部基准电压源：典型漂移±10 ppm/°C;

ADI

亚德诺

14-Bit, 2.5 MSPS, PulSAR 15.5 mW ADC in LFCSP

GENERAL DESCRIPTION The AD79441 is a 14-bit, 2.5 MSPS successive approximation analog-to-digital converter (SAR ADC). It contains a low power, high speed, 14-bit sampling ADC, an internal conversion clock, an internal reference (and buffer), error correction circuits, and a versatile serial inter

文件：582.73 Kbytes 页数：28 Pages

AD

亚德诺

14-Bit, 2.5 MSPS, PulSAR 15.5 mW ADC in LFCSP

GENERAL DESCRIPTION The AD79441 is a 14-bit, 2.5 MSPS successive approximation analog-to-digital converter (SAR ADC). It contains a low power, high speed, 14-bit sampling ADC, an internal conversion clock, an internal reference (and buffer), error correction circuits, and a versatile serial inter

文件：582.73 Kbytes 页数：28 Pages

AD

亚德诺

15.5 mW ADC in LFCSP

文件：689.02 Kbytes 页数：29 Pages

AD

亚德诺

15.5 mW ADC in LFCSP

文件：689.02 Kbytes 页数：29 Pages

AD

亚德诺