2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5332/AD5333/AD5342/AD5343 are dual 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 230 µA at 3 V, and feature a power-down pin, PD that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can dr

文件：274.89 Kbytes 页数：20 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 關A, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead Packages

GENERAL DESCRIPTION The AD5304/AD5314/AD53241 are quad 8-, 10-, and 12-bit buffered voltage output DACs in 10-lead MSOP and 10-lead LFCSP packages that operate from a single 2.5 V to 5.5 V supply, consuming 500 μA at 3 V. Their on-chip output amplifiers allow rail-to-rail output swing to be achie

文件：357.74 Kbytes 页数：24 Pages

AD

亚德诺

2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5330/AD5331/AD5340/AD53411 are single 8-/10-/12- bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 115 μA at 3 V and feature a power-down mode that further reduces the current to 80 nA. The devices incorporate an on-chip output buffer that can drive the

文件：359.53 Kbytes 页数：20 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5334/AD5335/AD5336/AD5344 are quad 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 500 µA at 3 V, and feature a power-down mode that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can drive

文件：324.46 Kbytes 页数：20 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 關A, 2-Wire Interface Interface

文件：565.67 Kbytes 页数：24 Pages

AD

亚德诺

2.5 V to 5.5 V, Parallel Interface Octal Voltage Output 8-/10-/12-Bit DACs

文件：476.13 Kbytes 页数：24 Pages

AD

亚德诺

22.5V至5.5V、115 µA、并行接口、单通道、电压输出12位DAC

AD5330/AD5331/AD5340/AD5341分别是单通道、8/10/12位DAC，采用2.5 V至5.5 V电源供电，3 V时功耗仅115 μA，省电模式下功耗可降至80 nA。上述器件均集成一个片内输出缓冲，可将输出同时驱动至两个供电轨；而AD5330、AD5340和AD5341允许选择缓冲或无缓冲基准电压输入。\n\n AD5330/AD5331/AD5340/AD5341均具有一个并行接口。由CS 选择器件，数据则在WR的上升沿载入输入寄存器。\n\n 通过GAIN引脚，可将输出范围设置为0 V至VREF 或0 V至2 × VREF。 \n\n 这 • 1个12位DAC，采用20引脚TSSOP封装 \n\n• 低功耗工作：115 µA (3 V)，140 µA (5 V)\n\n• 省电模式（通过 PD 引脚）：80 nA (3 V)，200 nA (5 V)\n\n• 采用2.5 V至5.5 V电源供电\n\n\n\n• 双缓冲输入逻辑\n\n• 通过设计对所有代码保证单调性\n\n• 可选缓冲/无缓冲基准电压输入\n\n• 欲了解更多信息，请参考数据手册;

ADI

亚德诺

2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5330/AD5331/AD5340/AD53411 are single 8-/10-/12- bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 115 μA at 3 V and feature a power-down mode that further reduces the current to 80 nA. The devices incorporate an on-chip output buffer that can drive the

文件：359.53 Kbytes 页数：20 Pages

AD

亚德诺

2.5 V to 5.5 V, 115 關A, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

文件：542.25 Kbytes 页数：28 Pages

AD

亚德诺

2.5 V to 5.5 V, 115 關A, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

文件：542.25 Kbytes 页数：28 Pages

AD

亚德诺