2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5330/AD5331/AD5340/AD53411 are single 8-/10-/12- bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 115 μA at 3 V and feature a power-down mode that further reduces the current to 80 nA. The devices incorporate an on-chip output buffer that can drive the

文件：359.53 Kbytes 页数：20 Pages

AD

亚德诺

2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5332/AD5333/AD5342/AD5343 are dual 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 230 µA at 3 V, and feature a power-down pin, PD that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can dr

文件：274.89 Kbytes 页数：20 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5334/AD5335/AD5336/AD5344 are quad 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 500 µA at 3 V, and feature a power-down mode that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can drive

文件：324.46 Kbytes 页数：20 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 關A, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead Packages

GENERAL DESCRIPTION The AD5304/AD5314/AD53241 are quad 8-, 10-, and 12-bit buffered voltage output DACs in 10-lead MSOP and 10-lead LFCSP packages that operate from a single 2.5 V to 5.5 V supply, consuming 500 μA at 3 V. Their on-chip output amplifiers allow rail-to-rail output swing to be achie

文件：357.74 Kbytes 页数：24 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 關A, 2-Wire Interface Interface

文件：565.67 Kbytes 页数：24 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs

文件：427.29 Kbytes 页数：20 Pages

AD

亚德诺

+2.5 V 至 5.5 V, 400 µA,四通道、轨到轨输出12位DAC

AD5307/AD5317/AD5327分别是四通道8/10/12位、缓冲电压输出DAC，提供16引脚TSSOP封装，采用2.5 V至5.5 V单电源供电，3 V时功耗为400 µA。这些器件内置片内输出放大器，能够提供轨到轨输出摆幅，压摆率为0.7 V/µs。AD5307/AD5317/AD5327采用多功能三线式串行接口，能够以最高30 MHz的时钟速率工作，并与标准SPI、QSPI、MICROWIRE、DSP接口标准兼容。 产品特色\n\n 提供16引脚TSSOP封装 低功耗，采用2.5 V至5.5 V单电源供电 3 V时功耗为1.2 mW，5 V时功耗为2. • 4个12位DAC，采用16引脚TSSOP封装\n\n• 低功耗：500 µA (5 V)，400 µA (3 V)\n\n• 关断模式的功耗：300 nA (5 V)，90 nA (3 V)\n\n• 通过设计保证单调性\n\n• 通过设计保证单调性\n\n• 双缓冲输入逻辑;

ADI

亚德诺

2.5 V to 5.5 V, 400 muA, Quad Voltage Output

GENERAL DESCRIPTION The AD5307/AD5317/AD5327 are quad 8-, 10-, and 12-bit buffered voltage-output DACs in a 16-lead TSSOP package that operate from a single 2.5 V to 5.5 V supply, consuming 400 mA at 3 V. Their on-chip output amplifiers allow the outputs to swing rail-to-rail with a slew rate o

文件：585.79 Kbytes 页数：28 Pages

AD

亚德诺

2.5 V to 5.5 V, 400 muA, Quad Voltage Output

GENERAL DESCRIPTION The AD5307/AD5317/AD5327 are quad 8-, 10-, and 12-bit buffered voltage-output DACs in a 16-lead TSSOP package that operate from a single 2.5 V to 5.5 V supply, consuming 400 mA at 3 V. Their on-chip output amplifiers allow the outputs to swing rail-to-rail with a slew rate o

文件：585.79 Kbytes 页数：28 Pages

AD

亚德诺

2.5 V to 5.5 V, 400 muA, Quad Voltage Output

GENERAL DESCRIPTION The AD5307/AD5317/AD5327 are quad 8-, 10-, and 12-bit buffered voltage-output DACs in a 16-lead TSSOP package that operate from a single 2.5 V to 5.5 V supply, consuming 400 mA at 3 V. Their on-chip output amplifiers allow the outputs to swing rail-to-rail with a slew rate o

文件：585.79 Kbytes 页数：28 Pages

AD

亚德诺