2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5330/AD5331/AD5340/AD53411 are single 8-/10-/12- bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 115 μA at 3 V and feature a power-down mode that further reduces the current to 80 nA. The devices incorporate an on-chip output buffer that can drive the

文件：359.53 Kbytes 页数：20 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5334/AD5335/AD5336/AD5344 are quad 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 500 µA at 3 V, and feature a power-down mode that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can drive

文件：324.46 Kbytes 页数：20 Pages

AD

亚德诺

2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5332/AD5333/AD5342/AD5343 are dual 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 230 µA at 3 V, and feature a power-down pin, PD that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can dr

文件：274.89 Kbytes 页数：20 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 關A, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead Packages

GENERAL DESCRIPTION The AD5304/AD5314/AD53241 are quad 8-, 10-, and 12-bit buffered voltage output DACs in 10-lead MSOP and 10-lead LFCSP packages that operate from a single 2.5 V to 5.5 V supply, consuming 500 μA at 3 V. Their on-chip output amplifiers allow rail-to-rail output swing to be achie

文件：357.74 Kbytes 页数：24 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs

文件：427.29 Kbytes 页数：20 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 關A, 2-Wire Interface Interface

文件：565.67 Kbytes 页数：24 Pages

AD

亚德诺

2.5 V至5.5 V、500 µA、四通道、电压输出10位DAC，采用10引脚封装

AD5304/AD5314/AD5324分别是四通道8/10/12位、缓冲电压输出DAC，提供10引脚MSOP和10引脚LFCSP封装，采用2.5 V至5.5 V单电源供电，3 V时功耗为500 µA。这些器件内置片内输出放大器，能够实现轨到轨输出摆幅，压摆率为0.7 V/µs。所用的三线式串行接口能够以最高30 MHz的时钟速率工作，并与标准SPI、QSPI、MICROWIRE、DSP接口标准兼容。\n\n 四个DAC的基准电压均从一个基准电压引脚获得。利用软件/LDAC功能则可以同时更新所有DAC的输出。上述器件均内置一个上电复位电路，确保DAC输出上电至0 V并保持该电平，直到 • 4个缓冲10位DAC，提供10引脚MSOP和10引脚LFCSP封装\nA级积分非线性(INL)：±4 LSB，B级积分非线性(INL)：±2.5 LSB\n\n• 低功耗工作：500 µA (3 V)，600 µA (5 V)\n\n• 采用2.5 V至5.5 V电源供电\n\n• 通过设计对所有代码保证单调性\n\n• 省电模式：80 nA (3 V)，200 nA (5 V)\n\n• 双缓冲输入逻辑;

ADI

亚德诺

2.5 V to 5.5 V, 500 關A, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead Packages

GENERAL DESCRIPTION The AD5304/AD5314/AD53241 are quad 8-, 10-, and 12-bit buffered voltage output DACs in 10-lead MSOP and 10-lead LFCSP packages that operate from a single 2.5 V to 5.5 V supply, consuming 500 μA at 3 V. Their on-chip output amplifiers allow rail-to-rail output swing to be achie

文件：357.74 Kbytes 页数：24 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 關A, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead Packages

GENERAL DESCRIPTION The AD5304/AD5314/AD53241 are quad 8-, 10-, and 12-bit buffered voltage output DACs in 10-lead MSOP and 10-lead LFCSP packages that operate from a single 2.5 V to 5.5 V supply, consuming 500 μA at 3 V. Their on-chip output amplifiers allow rail-to-rail output swing to be achie

文件：357.74 Kbytes 页数：24 Pages

AD

亚德诺

2.5 V to 5.5 V, 500 關A, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead Packages

GENERAL DESCRIPTION The AD5304/AD5314/AD53241 are quad 8-, 10-, and 12-bit buffered voltage output DACs in 10-lead MSOP and 10-lead LFCSP packages that operate from a single 2.5 V to 5.5 V supply, consuming 500 μA at 3 V. Their on-chip output amplifiers allow rail-to-rail output swing to be achie

文件：357.74 Kbytes 页数：24 Pages

AD

亚德诺