PCI Express Jitter Attenuator

GENERAL DESCRIPTION The 9DB206 is a high perfromance 1-to-6 Differential-to-HCSL Jitter Attenuator designed for use in PCI Express™ systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequen

文件：367.13 Kbytes 页数：15 Pages

RENESAS

瑞萨

PCI Express® Jitter Attenuator

The 9DB206 is a high performance 1-to-6 Differential-to-HCSL Jitter Attenuator designed for use in PCI Express®™ systems. In some PCI Express® systems, such as those found in desktop PCs, the PCI Express® clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these Six 0.7V current mode differential HCSL output pairs\nOne differential clock input\nCLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL\nMaximum output frequency: 140MHz\nInput frequency range: 90MHz - 140MHz\nVCO range: 450MHz - 700MHz\nOutput skew: 110ps (maximum)\nCy;

Renesas

瑞萨

Package：28-SSOP（0.209"，5.30mm 宽）；包装：卷带（TR） 类别：集成电路（IC） 应用特定时钟/定时 描述：IC JITTER ATTENUATOR 28-SSOP

Renesas Electronics America Inc

Package：28-TSSOP（0.173"，4.40mm 宽）；包装：卷带（TR） 类别：集成电路（IC） 应用特定时钟/定时 描述：IC JITTER ATTENUATOR 28-TSSOP

Renesas Electronics America Inc

Package：28-TSSOP（0.173"，4.40mm 宽）；包装：卷带（TR） 类别：集成电路（IC） 应用特定时钟/定时 描述：IC JITTER ATTENUATOR 28-TSSOP

Renesas Electronics America Inc