8S89875I中文资料Differential-to-LVDS Buffer/Divider W/Internal Termination数据手册Renesas规格书

描述 Description

The 8S89875I is a high speed Differential-to-LVDS Buffer/Divider w/Internal Termination. The 8S89875I has selectable ÷1, ÷2, ÷4, ÷8, ÷16 output divider. The clock input has internal termination resistors, allowing it to interface with several differential signal types while minimizing the number of required external components. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards.

特性 Features

• Two LVDS output pairs
• Frequency divide select options: ÷1, ÷2, ÷4, ÷8, ÷16
• IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML
• Input frequency: 2.5GHz (maximum)
• Cycle-to-cycle jitter, RMS: 4.1ps (maximum)
• Total jitter: 18ps (maximum)
• Output skew: 15ps (maximum)
• Part-to-part skew: 280ps (maximum)
• Propagation delay: 1000ps (maximum)
• Full 2.5V supply mode
• -40°C to 85°C ambient operating temperature
• Available in lead-free (RoHS 6) package
• Pin compatible with the obsolete device, 889875AK