8745B-21中文资料1:1, Differential-to-LVDS Zero Delay Clock Generator 数据手册Renesas规格书

描述 Description

The 8745B-21 is a highly versatile 1:1 LVDS Clock Generator. The 8745B-21 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz to 700MHz. The Reference Divider, Feedback Divider and Output Divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve \"zero delay\" between the input clock and the output clock. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.

特性 Features

·One differential LVDS output designed to meet or exceed the requirements of ANSI TIA/EIA-644 One differential feedback output pair
·Differential CLK, nCLK input pair
·CLKx, nCLKx pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
·Output frequency range: 31.25MHz to 700MHz
·Input frequency range: 31.25MHz to 700MHz
·VCO range: 250MHz to 700MHz
·External feedback for \"zero delay\" clock regeneration with configurable frequencies
·Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
·Cycle-to-cycle jitter: 30ps (maximum)
·Output skew: 35ps (maximum)
·Static phase offset: 25ps ± 125ps
·Full 3.3V supply voltage
·0°C to 70°C ambient operating temperature
·Available in lead-free (RoHS 6) package