8735-31数据手册盒子外壳机架的手柄规格书PDF

描述 Description

The 8735-31 is a highly versatile 1:5 Differential -to-3.3V LVPECL Clock Generator. The 8735-31 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider, and has an output frequency range of 15.625MHz to 350MHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve \"zero delay\" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.

特性 Features

·Five differential 3.3V LVPECL output pairs
·Selectable differential clock inputs
·CLKx/nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
·Output frequency range: 15.625MHz to 350MHz
·Input frequency range: 15.625MHz to 350MHz
·VCO range: 250MHz to 700MHz
·External feedback for \"zero delay\" clock regeneration with configurable frequencies
·Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
·Cycle-to-cycle jitter: 60ps (maximum)
·Output skew: 35ps (maximum)
·Static phase offset: 55ps ± 125ps
·Full 3.3V supply voltage
·0°C to 70°C ambient operating temperature
·Available in lead-free (RoHS 6) package