Low Skew, 1-to-24 Differential-to- LVCMOS/LVTTL Fanout Buffer

FEATURES • Twenty-four LVCMOS/LVTTL outputs, 7Ω typical output impedance • Two selectable differential clock input pairs for redundant clock applications • CLKx, nCLKx pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL • Maximum output frequency: 100MH

文件：361.9 Kbytes 页数：17 Pages

RENESAS

瑞萨

Low Skew,1-to-24 Differential-to-LVCMOS/LVTTL Fanout Buffer

The 8344I is a low voltage, low skew fanout buffer and a member of the family of High Performance Clock Solutions from IDT. The 8344I has two selectable clock inputs. The CLK0, nCLK0 and CLK1, nCLK1 pairs can accept most standard differential input levels. The 8344I is designed to translate any diff ·Twenty-four LVCMOS/LVTTL outputs, 7Ω typical output impedance\n·Two selectable differential clock input pairs for redundant clock applications\n·CLKx, nCLKx pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL\n·Maximum output frequency: 100MHz\n·Translates any ;

Renesas

瑞萨

Low Skew,1-to-24 Differential-to-LVCMOS/LVTTL Fanout Buffer

The 8344I-01 is a low voltage, low skew fanout buffer. The 8344I-01 has two selectable clock inputs. The CLKx, nCLKx pairs can accept most standard differential input levels. The 8344I-01 is designed to translate any differential signal level to LVCMOS/LVTTL levels. The low impedance LVCMOS/LVTTL ou ·Twenty-four LVCMOS/LVTTL outputs, 7Ω typical output impedance\n·Two selectable differential CLKx, nCLKx inputs\n·CLK0, nCLK0 and CLK1, nCLK1 pairs can accept the following input levels: LVDS, LVPECL, LVHSTL, HCSL\n·Maximum output frequency: 100MHz\n·Translates any single ended input signal to LVCMO;

Renesas

瑞萨

16-Bit, 8-Channel Serial Output Sampling ANALOG-TO-DIGITAL CONVERTER

文件：278.26 Kbytes 页数：13 Pages

BURR-BROWN

Biphase Communications Processor?좦CP

文件：2.2329 Mbytes 页数：184 Pages

NSC

国半

Biphase Communications Processor?좦CP

文件：2.2329 Mbytes 页数：184 Pages

NSC

国半