8305中文资料Low Skew,1-to-4 Multiplexed Differential/LVCMOS-to-LVCMOS/LVTTL Fanout Buffer数据手册Renesas规格书

描述 Description

The 8305 is a low skew, 1-to-4, Differential/ LVCMOS-to-LVCMOS/LVTTL Fanout Buffer and a member of the family of High Performance Clock Solutions from IDT. The 8305 has selectable clock inputs that accept either differential or single ended input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Outputs are forced LOW when the clock is disabled. A separate output enable pin controls whether the outputs are in the active or high impedance state. Guaranteed output and part-to-part skew characteristics make the 8305 ideal for those applications demanding well defined performance and repeatability.

特性 Features

Four LVCMOS / LVTTL outputs, 7Ω output impedance
Selectable differential or LVCMOS / LVTTL clock inputs
CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
LVCMOS_CLK supports the following input types: LVCMOS, LVTTL
Maximum output frequency: 350MHz
Output skew: 35ps (maximum)
Part-to-part skew: 700ps (maximum)
Additive phase jitter, RMS: 0.04ps (typical)
Power supply modes:Core/Output3.3V/3.3V3.3V/2.5V3.3V/1.8V3.3V/1.5V
0°C to 70°C ambient operating temperature
Available in lead-free (RoHS 6) package