首页>74LVCH16373ADGV>规格书详情

74LVCH16373ADGV集成电路(IC)的锁存器规格书PDF中文资料

PDF无图
厂商型号

74LVCH16373ADGV

参数属性

74LVCH16373ADGV 封装/外壳为48-TFSOP(0.173",4.40mm 宽);包装为卷带(TR);类别为集成电路(IC)的锁存器;产品描述:74LVCH16373ADGV-Q100/SOT480/TS

功能描述

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

封装外壳

48-TFSOP(0.173",4.40mm 宽)

文件大小

261.55 Kbytes

页面数量

15

生产厂商

NEXPERIA

中文名称

安世

网址

网址

数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-11-15 23:00:00

人工找货

74LVCH16373ADGV价格和库存,欢迎联系客服免费人工找货

74LVCH16373ADGV规格书详情

1. General description

The 74LVC16373A and 74LVCH16373A are 16-bit D-type transparent latches with 3-state outputs.

The devices can be used as two 8-bit transparent latches or a single 16-bit transparent latch. The

devices feature two latch enables (1LE and 2LE) and two output enables (1OE and 2OE), each

controlling 8-bits. When nLE is HIGH, data at the inputs enter the latches. In this condition the

latches are transparent, a latch output will change each time its corresponding D-input changes.

When nLE is LOW the latches store the information that was present at the inputs a set-up time

preceding the HIGH-to-LOW transition of nLE. A HIGH on nOE causes the outputs to assume a

high-impedance OFF-state. Operation of the nOE input does not affect the state of the latches.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices

as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using IOFF. The IOFF circuitry

disables the output, preventing the potentially damaging backflow current through the device when

it is powered down.

Bus hold on the data inputs eliminates the need for external pull-up resistors to hold unused inputs.

2. Features and benefits

• Overvoltage tolerant inputs to 5.5 V

• Wide supply voltage range from 1.2 V to 3.6 V

• CMOS low power dissipation

• MULTIBYTE flow-through standard pinout architecture

• Multiple low inductance supply pins for minimum noise and ground bounce

• Direct interface with TTL levels

• All data inputs have bus hold (74LVCH16373A only)

• IOFF circuitry provides partial Power-down mode operation

• Complies with JEDEC standards:

• JESD8-7A (1.65 V to 1.95 V)

• JESD8-5A (2.3 V to 2.7 V)

• JESD8-C/JESD36 (2.7 V to 3.6 V)

• ESD protection:

• HBM JESD22-A114F exceeds 2000 V

• MM JESD22-A115-B exceeds 200 V

• CDM ANSI/ESDA/Jedec JS-002 exceeds 1000 V

• Specified from -40 °C to +85 °C and -40 °C to +125 °C

产品属性

  • 产品编号:

    74LVCH16373ADGV-QJ

  • 制造商:

    Nexperia USA Inc.

  • 类别:

    集成电路(IC) > 锁存器

  • 系列:

    Automotive, AEC-Q100, 74LVCH

  • 包装:

    卷带(TR)

  • 逻辑类型:

    D 型透明锁存器

  • 电路:

    8:8

  • 输出类型:

    三态

  • 电压 - 供电:

    1.65V ~ 3.6V

  • 延迟时间 - 传播:

    2.9ns

  • 电流 - 输出高、低:

    24mA,24mA

  • 工作温度:

    -40°C ~ 125°C

  • 安装类型:

    表面贴装型

  • 封装/外壳:

    48-TFSOP(0.173",4.40mm 宽)

  • 供应商器件封装:

    48-TSSOP

  • 描述:

    74LVCH16373ADGV-Q100/SOT480/TS

供应商 型号 品牌 批号 封装 库存 备注 价格
Nexperia(安世)
24+
TSSOP48
7350
现货供应,当天可交货!免费送样,原厂技术支持!!!
询价
Nexperia(安世)
24+
TSSOP48
3238
原装现货,免费供样,技术支持,原厂对接
询价
TI
22+
48TVSOP
9000
原厂渠道,现货配单
询价
PHI
24+
SSOP48
662
询价
PHI
SSOP48
68500
一级代理 原装正品假一罚十价格优势长期供货
询价
PHI
2402+
SSOP48
8324
原装正品!实单价优!
询价
TI/德州仪器
25+
TVSOP-48
860000
明嘉莱只做原装正品现货
询价
TI
1645+
SSOP
7500
只做原装进口,假一罚十
询价
PHI
01+
SSOP/48
662
原装现货海量库存欢迎咨询
询价
Texas Instruments
2022+
48-TVSOP
38550
全新原装 支持表配单 中国著名电子元器件独立分销
询价