10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State

DESCRIPTION The 74LVC821A is a high performance, low-power, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3V or 5.0V devices. In 3-state operation, outputs can handle 5V. This feature allows the use of these devices

文件：102.21 Kbytes 页数：12 Pages

PHI

PHI

10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

General description The 74LVC821A is a 10-bit D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A clock input (pin CP) and an output enable input (pin OE) are common to all flip-flops. The ten flip-flops store the state of thei

文件：147.92 Kbytes 页数：20 Pages

恩XP

10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

General description The 74LVC821A is a high performance, low power, low voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 V or 5 V devices. In 3-state operation, outputs can handle 5 V. This feature allows the use of these

文件：123.19 Kbytes 页数：20 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

文件：139.04 Kbytes 页数：9 Pages

TI

德州仪器

10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

文件：466.26 Kbytes 页数：16 Pages

TI

德州仪器

10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

FEATURES · Operates From 1.65 V to 3.6 V · Inputs Accept Voltages to 5.5 V · Max tpd of 7.3 ns at 3.3 V · Typical VOLP (Output Ground Bounce) 2 V at VCC = 3.3 V, TA = 25°C · Supports Mixed-Mode Signal Operation on All

文件：583.48 Kbytes 页数：21 Pages

TI

德州仪器