74LVC1G79GX中文资料Single D-type flip-flop; positive-edge trigger数据手册Nexperia规格书

描述 Description

The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.
Information on the data input is transferred to the Q-output on the LOW-to-HIGH transition of the clock pulse. The D-input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

特性 Features

• Wide supply voltage range from 1.65 V to 5.5 V
• Complies with JEDEC standard:
• JESD8-7 (1.65 V to 1.95 V)
• JESD8B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
• HBM JESD22-A114F exceeds 2000 V
• ±24 mA output drive (VCC = 3.0 V)
• Latch-up performance exceeds 250 mA
• Inputs accept voltages up to 5 V
• Specified from –40 °C to +85 °C and –40 °C to +125 °C.