74HCT138中文资料Standard-logic数据手册Diodes规格书

描述 Description

The 74HCT138 is an high speed CMOS device that is
designed to be pin compatable with 74LS low power
Schottky types.
The device accepts a three bit binary weighted address on
input pins A0, A1 and A2 and when enab°C will porduce
one active low output with the remaing seven being high.
There are two active LOW enable inputs 1 and 2, and
one active HIGH enable input E3. The disab°C device
state results in all outputs being high. The enable state
occurs with 1 and 2 asserted low and E3 asserted high.
The multiple enable lines allow for the parallel expansion of
decoders to create 4-to-16 line versions with no additional
parts and 5-to-32 versions with the addition of a single
inverter.

应用 Application

•Memory chip select decoding•Demultiplexing•Single line peripheral control•Allow simple serial bit streams from a microcontroller
to control as many peripheral lines as needed.
\t\t\t\t\t\t

\t\t\t\t\t\t


\t\t\t\t\t
\t\t\t\t
\t\t\t




\t\t\t
\t\t\t\t
\t\t\t\tProduct Specifications