74HC240PW-Q100集成电路（IC）的缓冲器驱动器接收器收发器规格书PDF中文资料

1. General description

The 74HC240-Q100; 74HCT240-Q100 is a high-speed Si-gate CMOS device and is pin compatible

with Low-Power Schottky TTL (LSTTL).

The 74HC240-Q100; 74HCT240-Q100 is a dual octal inverting buffer/line driver with 3-state

outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH on

nOE causes the outputs to assume a high impedance OFF-state.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100

(Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

• Automotive product qualification in accordance with AEC-Q100 (Grade 1)

• Specified from -40 °C to +85 °C and from -40 °C to +125 °C

• Wide supply voltage range from 2.0 V to 6.0 V

• CMOS low power dissipation

• High noise immunity

• Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

• Complies with JEDEC standards:

• JESD8C (2.7 V to 3.6 V)

• JESD7A (2.0 V to 6.0 V)

• Inverting 3-state outputs

• ESD protection:

• MIL-STD-883, method 3015 exceeds 2000 V

• HBM JESD22-A114F exceeds 2000 V

• MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)

• Multiple package options

• DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of

solder joints