8K x 18 SuperSync FIFO, 3.3V

The 72V255 is an 8K x 18 SuperSync FIFO memory with clocked read and write controls. It's a functionally compatible version of the 72255 designed to run off a 3.3V supply for very low power consumption. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of Pin-compatible with the 72V2x5 SuperSync FIFOs\nFunctionally compatible with the 5 Volt 722x5 family\n10ns read/write cycle time (6.5ns access time)\nFixed, low first word data latency time\n5V input tolerant\nAuto power down minimizes standby power consumption\nRetransmit operation with fixed, low ;

Renesas

瑞萨

3.3 VOLT CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18

FEATURES: • Choose among the following memory organizations: IDT72V255LA 8,192 x 18 IDT72V265LA 16,384 x 18 • Pin-compatible with the IDT72V275/72V285 and IDT72V295/ 72V2105 SuperSync FIFOs • Functionally compatible with the 5 Volt IDT72255/72265 family • 10ns read/write cycle time (6.5ns a

文件：402.78 Kbytes 页数：28 Pages

RENESAS

瑞萨

3.3 VOLT CMOS SuperSync FIFO

文件：366.22 Kbytes 页数：27 Pages

IDT

3.3 VOLT CMOS SuperSync FIFO

文件：366.22 Kbytes 页数：27 Pages

IDT

3.3 VOLT CMOS SuperSync FIFO

文件：366.22 Kbytes 页数：27 Pages

IDT

3.3 VOLT CMOS SuperSync FIFO

文件：366.22 Kbytes 页数：27 Pages

IDT

3.3 VOLT CMOS SuperSync FIFO

文件：366.22 Kbytes 页数：27 Pages

IDT

3.3 VOLT CMOS SuperSync FIFO

文件：366.22 Kbytes 页数：27 Pages

IDT

3.3 VOLT CMOS SuperSync FIFO

文件：366.22 Kbytes 页数：27 Pages

IDT

3.3 VOLT CMOS SuperSync FIFO

文件：366.22 Kbytes 页数：27 Pages

IDT