CMOS SyncFIFO

文件：347.93 Kbytes 页数：20 Pages

IDT

CMOS SyncBiFIFOTM

文件：232.65 Kbytes 页数：29 Pages

IDT

CMOS SyncBiFIFOTM

文件：232.65 Kbytes 页数：29 Pages

IDT

CMOS SyncBiFIFOTM

文件：232.65 Kbytes 页数：29 Pages

IDT

CMOS SyncBiFIFOTM

文件：232.65 Kbytes 页数：29 Pages

IDT

CMOS SyncFIFOTM WITH BUS-MATCHING

文件：305.51 Kbytes 页数：29 Pages

IDT

CMOS SyncFIFOTM WITH BUS-MATCHING

文件：305.51 Kbytes 页数：29 Pages

IDT

CMOS TRIPLE BUS SyncFIFO

文件：341.85 Kbytes 页数：39 Pages

IDT

CMOS TRIPLE BUS SyncFIFO

文件：341.85 Kbytes 页数：39 Pages

IDT

2K x 36 SyncFIFO, 5.0V

The 723651 is a 2K x 36 Sync FIFO memory that supports clock frequencies up to 67 MHz and has read access times as fast as 12ns. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. Communication between each port may take place with two 36-bit mailbox r Free-running CLKA and CLKB can be asynchronous or coincident\nClocked FIFO buffering data from Port A to Port B\nSynchronous read retransmit capability\nMailbox register in each direction\nProgrammable Almost-Full and Almost-Empty flags\nMicroprocessor interface control logic\nAvailable in 132-pin P;

Renesas

瑞萨