2510C数据手册测试与计量的设备-可调变压器规格书PDF

描述 Description

The 2510C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the CLKIN signal with the CLKOUT signal. It is specifically designed for use with synchronous SDRAMs. The 2510C operates at 3.3V VCC and drives up to ten clock loads.

特性 Features

• Meets or exceeds PC133 registered DIMM specification1.1
• Spread Spectrum Clock Compatible
• Distributes one clock input to one bank of ten outputs
• Operating frequency 25MHz to 175MHz
• External feedback input (FBIN) terminal is used to synchrionize the outputs to the clock input
• No external RC network required
• Operates at 3.3V Vcc
• Plastic 24-pin 173mil TSSOP package