2305-1中文资料3.3 Volt Zero Delay Low Skew Buffer数据手册Renesas规格书

描述 Description

The IDT2305 is a low phase noise, high-speed PLL based, low-skew zero delay buffer. Based on the IDT proprietary low jitter Phase Locked Loop (PLL) techniques, the device provides four low skew outputs at speeds up to 133 MHz at 3.3 V. The outputs can be generated from the PLL (for zero delay), or directly from the input (for testing), and can be set to tri-state mode or to stop at a low level. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The IDT2305 is available in two different versions. The IDT2305-1 is the base part. The IDT2305-1H is a high drive version with faster rise and fall times.

特性 Features

Clock outputs from 10 to 133 MHz
Zero input-output delay
Four low skew (<250 ps) outputs
Device-to-device skew <700 ps
Full CMOS outputs with 25 mA output drive capability at TTL levels
5 V tolerant CLKIN
Tri-state mode for board-level testing
Advanced, low power, sub-micron CMOS process
Operating voltage of 3.3 V
Industrial temperature range available
Packaged in 8-pin SOIC