100353QC中文资料仙童半导体数据手册PDF规格书

General Description

The 100353 contains eight D-type edge triggered, master/slave flip-flops with individual inputs (Dn), true outputs (Qn), a clock input (CP), and a common clock enable pin (CEN). Data enters the master when CP is LOW and transfers to the slave when CP goes HIGH. When the CEN input goes HIGH it overrides all other inputs, disables the clock, and the Q outputs maintain the last state.

The 100353 output drivers are designed to drive 50Ω termination to −2.0V. All inputs have 50 kΩ pull-down resistors.

特性 Features

■ Low power operation

■ 2000V ESD protection

■ Voltage compensated operating range = −4.2V to −5.7V

■ Available to industrial grade temperature range