首页>ISPLSI2064VL-100LT100>规格书详情
ISPLSI2064VL-100LT100中文资料PDF规格书
相关芯片规格书
更多- ISPLSI2064VE-135LB100
- ISPLSI2064VE-135LJ44
- ISPLSI2064VE-135LT44
- ISPLSI2064VE-100LT100
- ISPLSI2064VE-100LJ44
- ISPLSI2064VE-135LT100
- ISPLSI2064VE-200LT100
- ISPLSI2064VE-200LB100
- ISPLSI2064VE-200LJ44
- ISPLSI2064VL-100LB100
- ISPLSI2064VL-100LJ44
- ISPLSI2064VE-135LT44I
- ISPLSI2064VE-200LT44
- ISPLSI2064VE-100LB100
- ISPLSI2064VE
- ISPLSI2064V-80LT100I
- ISPLSI2064V-80LJ84
- ISPLSI2064V-80LT100
ISPLSI2064VL-100LT100规格书详情
Description
The ispLSI 2064VL is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP).
Features
• SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC
— 2000 PLD Gates
— 64 and 32 I/O Pin Versions, Four Dedicated Inputs
— 64 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— 100 Functional, JEDEC and Pinout Compatible with
ispLSI 2064V and 2064VE Devices
• 2.5V LOW VOLTAGE 2064 ARCHITECTURE
— Interfaces with Standard 3.3V TTL Devices (Inputs
and I/Os are 3.3V Tolerant)
— 60 mA Typical Active Current
• HIGH-PERFORMANCE E2CMOS® TECHNOLOGY
— fmax = 165MHz Maximum Operating Frequency
— tpd = 5.5ns Propagation Delay
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100 Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— 2.5V In-System Programmability (ISP™) Using
Boundary Scan Test Access Port (TAP)
— Open-Drain Output Option for Flexible Bus Interface
Capability, Allowing Easy Implementation of Wired-OR
or Bus Arbitration Logic
— Increased Manufacturing Yields, Reduced Time-toMarket
and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• 100 IEEE 1149.1 BOUNDARY SCAN TESTABLE
• THE EASE OF USE AND FAST SYSTEM SPEED OF
PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• ispDesignEXPERT™ – LOGIC COMPILER AND COMPLETE
ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER™
— PC and UNIX Platforms
产品属性
- 型号:
ISPLSI2064VL-100LT100
- 制造商:
Rochester Electronics LLC
- 功能描述:
- Bulk
- 制造商:
Lattice Semiconductor Corporation
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
LATTICE |
0620+ |
QFP |
260 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
询价 | ||
LATTICE(莱迪思) |
23+ |
6000 |
询价 | ||||
LATTICE |
22+ |
NA |
2000 |
绝对全新原装现货 |
询价 | ||
23+ |
N/A |
45780 |
正品授权货源可靠 |
询价 | |||
LATTICE(莱迪思) |
23+ |
TQFP-100(14x14) |
1 |
优势代理渠道,原装正品,可全系列订货开增值税票 |
询价 | ||
LATTICESEMIC |
23+ |
65480 |
询价 | ||||
LATTICE SEMICONDUCTOR |
58 |
公司优势库存 热卖中! |
询价 | ||||
Lattice/Lattice Semiconductor |
21+ |
QFP |
260 |
优势代理渠道,原装正品,可全系列订货开增值税票 |
询价 | ||
Lattice |
16+ |
原厂封装 |
10000 |
全新原装正品,代理优势渠道供应,欢迎来电咨询 |
询价 | ||
Lattic |
21+ |
25000 |
原厂原包 深圳现货 主打品牌 假一赔百 可开票! |
询价 |