首页>RM5231-250-Q>规格书详情

RM5231-250-Q中文资料PMC数据手册PDF规格书

RM5231-250-Q
厂商型号

RM5231-250-Q

功能描述

RM5231??Microprocessor with 32-Bit System Bus Data Sheet Released

文件大小

630.34 Kbytes

页面数量

39

生产厂商 PMC-Sierra, Inc
企业简称

PMC

中文名称

PMC-Sierra, Inc官网

原厂标识
数据手册

下载地址一下载地址二到原厂下载

更新时间

2024-9-20 22:50:00

RM5231-250-Q规格书详情

Hardware Overview

The RM5231 offers a high-level of integration targeted at high-performance embedded applications. The key elements of the RM5231 are briefly described in this section.

Features

• Dual Issue superscalar microprocessor

• 150, 200, & 250 MHz operating frequencies

• 300 Dhrystone2.1 MIPS

• System interface optimized for embedded applications

• 32-bit system interface lowers total system cost

• High-performance write protocols maximize uncached write bandwidth

• Processor clock multipliers: 2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, 9

• 2.5 V core with 3.3 V IOs

• IEEE 1149.1 JTAG boundary scan

• Integrated on-chip caches

• 32 KB instruction and 32 KB data — 2 way set associative

• Per set locking

• Virtually indexed, physically tagged

• Write-back and write-through on a per page basis

• Pipeline restart on first doubleword for data cache misses

• Integrated memory management unit

• Fully associative joint TLB (shared by I and D translations)

• 48 dual entries map 96 pages

• Variable page size (4 KB to 16 MB in 4x increments)

• High-performance floating-point unit — up to 500 MFLOPS

• Single cycle repeat rate for common single-precision operations and some double precision operations

• Two cycle repeat rate for double-precision multiply and double precision combined multiply-add operations

• Single cycle repeat rate for single-precision combined multiply-add operation

• MIPS IV instruction set

• Floating point multiply-add instruction increases performance in signal processing and graphics applications

• Conditional moves to reduce branch frequency

• Index address modes (register + register)

• Embedded application enhancements

• Specialized DSP integer Multiply-Accumulate instructions and 3-operand multiply instruction

• I and D cache locking by set

• Optional dedicated exception vector for interrupts

• Fully static 0.25 micron CMOS design with power down logic

• Standby reduced power mode with WAIT instruction

• 2.5 V core with 3.3 V I/O

• 128-pin Power-Quad 4 (QFP) package

供应商 型号 品牌 批号 封装 库存 备注 价格
QED
23+
QFP208
20000
全新原装假一赔十
询价
PMC
2020+
QFP128
80000
只做自己库存,全新原装进口正品假一赔百,可开13%增
询价
PMC
2138+
QFP
8960
专营BGA,QFP原装现货,假一赔十
询价
MACNA
23+
NA/
30
优势代理渠道,原装正品,可全系列订货开增值税票
询价
PMC
22+
QFP
10000
原装正品优势现货供应
询价
LSSJ
1736+
QFN
8298
只做进口原装正品假一赔十!
询价
PMC
0340+
QFP128
116
一级代理,专注军工、汽车、医疗、工业、新能源、电力
询价
PMC
22+
QFP/160
3000
原装现货
询价
PMC
2023+
TQFP128
80000
一级代理/分销渠道价格优势 十年芯程一路只做原装正品
询价
PMC
23+
QFP
90000
全新原包现货
询价