首页>V62SLASH24630-01XE>规格书详情

V62SLASH24630-01XE中文资料德州仪器数据手册PDF规格书

V62SLASH24630-01XE
厂商型号

V62SLASH24630-01XE

功能描述

LMX1860-SEP Low-Noise, High-Frequency JESD204B/C Buffer, Multiplier and Divider

丝印标识

LMX1860

封装外壳

HTQFP

文件大小

2.98315 Mbytes

页面数量

64

生产厂商 Texas Instruments
企业简称

TI1德州仪器

中文名称

美国德州仪器公司官网

原厂标识
数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-6-23 22:59:00

人工找货

V62SLASH24630-01XE价格和库存,欢迎联系客服免费人工找货

V62SLASH24630-01XE规格书详情

1 Features

• VID #V62/24630

– Total ionizing dose 30krad (ELDRS-free)

– Single event latch-up (SEL) immune up to

43MeV - cm2 /mg

– Single event functional interrupt (SEFI) immune

up to 43MeV - cm2 /mg

• Clock buffer for 300MHz to 15GHz frequency

• Ultra-Low Noise

– Noise floor of –159dBc/Hz at 6GHz output

– 36-fs additive jitter (100Hz to fCLK) at 6GHz

output

– 5fs additive jitter (100Hz - 100MHz)

• 4 high-frequency clocks with corresponding

SYSREF outputs

– Shared divide by 1 (Buffer), 2, 3, 4, 5, 6, 7, and

8

– Shared programmable multiplier x2, x3, and x4

• Support pin mode options to configure the device

without SPI

• LOGICLK output with corresponding SYSREF

output

– On separate divide bank

– 1, 2, 4 pre-divider

– 1 (bypass), 2, …, 1023 post divider

• 8 programmable output power levels

• Synchronized SYSREF clock outputs

– 508 delay step adjustments of less than 2.5ps

each at 12.8GHz

– Generator and repeater modes

– Windowing feature for SYSREFREQ pins to

optimize timing

• SYNC feature to all divides and multiple devices

• 2.5V operating voltage

• –55ºC to 125ºC operating temperature

• High Reliability

– Controlled Baseline

– One Assembly/Test Site

– One Fabrication Site

– Extended Product Life Cycle

– Product Traceability

2 Applications

• Radar imaging payload

• Communications payloads

• Command and data handling

• Data converter clocking

• Clock distribution/multiplication/division

3 Description

The LMX1860-SEP is an buffer, divider and multiplier

that features high frequency, ultra-low jitter, and

SYSREF outputs. This device combined with an ultralow

noise reference clock source is an exemplary

design for clocking data converters, especially when

sampling above 3GHz. Each of the 4 high frequency

clock outputs and additional LOGICLK output is

paired with a SYSREF output clock signal. The

SYSREF signal for JESD interfaces can either be

internally generated or passed in as an input and

re-clocked to the device clocks. This device can

distribute the multichannel, low skew, ultra-low noise

local oscillator signals to multiple mixers by disabling

the SYSREF outputs.

供应商 型号 品牌 批号 封装 库存 备注 价格
UEM
24+
NA/
5250
原装现货,当天可交货,原型号开票
询价
EMMICRO
23+
NA
39960
只做进口原装,终端工厂免费送样
询价
UEM
23+
SOT-223
11200
原厂授权一级代理、全球订货优势渠道、可提供一站式BO
询价
21+
TO-223
9852
只做原装正品现货!或订货假一赔十!
询价
23+
QFN
84
原装现货假一赔十
询价
VANGO
17+
QFN68
880000
明嘉莱只做原装正品现货
询价
24+
SOT5
3629
原装优势!房间现货!欢迎来电!
询价
45
公司优势库存 热卖中!
询价
UEM
2223+
SOT-223
26800
只做原装正品假一赔十为客户做到零风险
询价
ST
23+
TO-223
16900
正规渠道,只有原装!
询价