Baseband delay line

文件：114.18 Kbytes 页数：12 Pages

PHI

飞利浦

I²C-bus controlled PAL/NTSC TV processors

GENERAL DESCRIPTION\nThe TDA8376 and TDA8376A are alignment-free I2C-bus controlled video processors which contain a PAL/NTSC colour decoder, luminance processor, sync processor, RGB-control and deflection processor. The circuits have been designed for use with the baseband chrominance\ndelay line T • Source selection with 2 CVBS inputs and a Y/C (or extra CVBS) input\n• Output signals of the video switch circuit for the teletext decoder and a Picture-In-Picture (PIP) processor\n• Video identification circuit which is independent of the synchronization for stable On Screen Display (OSD) under ‘;

恩XP

恩智浦

Baseband delay line

文件：114.18 Kbytes 页数：12 Pages

PHI

飞利浦

Baseband delay line

GENERAL DESCRIPTION\nThe TDA4665 is an integrated baseband delay line circuit with one line delay. It is suitable for decoders with colour-difference signal outputs±(R−Y) and ±(B−Y).FEATURES\n• Two comb filters, using the switched-capacitor technique, for one line delay time (64µs)\n• Adjustment-fre • Two comb filters, using the switched-capacitor technique, for one line delay time (64µs)\n• Adjustment-free application\n• No crosstalk between SECAM colour carriers (diaphoty)\n• Handles negative or positive colour-difference input signals\n• Clamping of AC-coupled input signals (±(R−Y) and ±(B−Y;

恩XP

恩智浦

TDA4665T

Overview

恩XP

恩智浦