TRIPLE 3-INPUT NAND GATE

TRIPLE 3-INPUT NAND GATE

文件：84.86 Kbytes 页数：2 Pages

ONSEMI

安森美半导体

TRIPLE 3-INPUT POSITIVE-NAND GATES

文件：597.95 Kbytes 页数：14 Pages

TI

德州仪器

TRIPLE 3-INPUT POSITIVE-NAND GATES

文件：935.34 Kbytes 页数：19 Pages

TI

德州仪器

丝印：SN74LS107AN；Package：PDIP；DUAL J-K FLIP-FLOPS WITH CLEAR

Package Options Include Plastic ‘*Small Outline’* Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs Dependable Texas Instruments Quality and Reliability description The 107 contain two independent JK flip-flops with individual JK, clock, and direct clear inputs. The ‘107 is

文件：827.19 Kbytes 页数：19 Pages

TI

德州仪器

丝印：SN74LS107AN；Package：PDIP；DUAL J-K FLIP-FLOPS WITH CLEAR

Package Options Include Plastic ‘*Small Outline’* Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs Dependable Texas Instruments Quality and Reliability description The 107 contain two independent JK flip-flops with individual JK, clock, and direct clear inputs. The ‘107 is

文件：827.19 Kbytes 页数：19 Pages

TI

德州仪器

丝印：SN74LS109AN；Package：PDIP；DUAL JK POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

Package Options Include Plastic “Small Outline’ Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs Dependable Texas Instruments Quality and Reliability description These devices contain two independent J-K positive- edge triggered flip-flops. A low level

文件：378.65 Kbytes 页数：12 Pages

TI

德州仪器

丝印：SN74LS109AN；Package：PDIP；DUAL JK POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

Package Options Include Plastic “Small Outline’ Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs Dependable Texas Instruments Quality and Reliability description These devices contain two independent J-K positive- edge triggered flip-flops. A low level

文件：378.65 Kbytes 页数：12 Pages

TI

德州仪器

丝印：SN74LS109AN；Package：PDIP；DUAL JK POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

Package Options Include Plastic “Small Outline’ Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs Dependable Texas Instruments Quality and Reliability description These devices contain two independent J-K positive- edge triggered flip-flops. A low level

文件：378.65 Kbytes 页数：12 Pages

TI

德州仪器

3 通道、3 输入、4.75V 至 5.25V 双极与非门

These devices contain three independent 3-input NAND gates.\n\n The SN5410, SN54LS10, and SN54S10 are characterized for operation over the full military temperature range of –55°C to 125°C. The SN7410, SN74LS10 and SN74S10 are characterized for operation from 0°C to 70°C. • Package Options Include Plastic \"Small Outline\" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs\n• Dependable Texas Instruments Quality and Reliability;

TI

德州仪器

TRIPLE 3-INPUT NAND GATE

ONSEMI

安森美半导体