ICs for Communications

Introduction The DELIC and VIP chipset realizes multiple ISDN S/T and UPN interfaces together with controller functionality typically needed in PBX or Central Office systems. This functionality comprises voice channel handling, signaling control, layer-1 control, and even signal processing tasks.

文件：4.00612 Mbytes 页数：291 Pages

Infineon

英飞凌

DSP Embedded Line and Port Interface Controller

Introduction The DELIC and VIP chipset realizes multiple ISDN S/T and UPN interfaces together with controller functionality typically needed in PBX or Central Office systems. This functionality comprises voice channel handling, signaling control, layer-1 control, and even signal processing tasks.

文件：4.49452 Mbytes 页数：308 Pages

Infineon

英飞凌

DSP Embedded Line and Port Interface Controller

Addendum to “DELIC Clock System Synchronization” The DELIC Clock System Synchronization is described in the DELIC-LC PEB 20570/DELIC-PB PEB 20571 Data Sheet, independent of the version (2.1 .. 3.1). As an addendum to chapter “DELIC Clock System Synchronization” of the DELICLC/DELIC-PB Data Sheet

文件：170.77 Kbytes 页数：8 Pages

Infineon

英飞凌

ICs for Communications

Infineon

英飞凌