3.3V LVTTL/LVCMOS to Differential LVPECL Translator

3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC−8 package and the single gate of the EPT20 makes it ideal for those applic

文件：65.45 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

Clock Management Design Using Low Skew and Low Jitter Devices

Why Do We Need Clock Management? Can you imagine the chaos in our world if our clocks or watches were not synchronized to Greenwich Mean Time? How would trains, buses, and airplanes run on schedule? The miniseries Longitude was the story of a man who made a major technological breakthrough by inv

文件：209.34 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

3.3V LVTTL/LVCMOS to Differential LVPECL Translator

文件：140.95 Kbytes 页数：10 Pages

ONSEMI

安森美半导体

转换器，LVTTL / LVCMOS 转换为差分 LVPECL

The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC-8 package and the single gate of the EPT20 makes it ideal for those applications where space, performance, and low power are at • 390ps Typical Propagation Delay\n• Maximum Frequency > 1 Ghz Typical\n• PNP TTL Inputs for Minimal Loading\n• Operating RangeV CC=3.0V to 3.6V with GND = 0\n• Q Output will default HIGH with inputs open;

ONSEMI

安森美半导体

3.3V LVTTL/LVCMOS to Differential LVPECL Translator

3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC−8 package and the single gate of the EPT20 makes it ideal for those applic

文件：65.45 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

3.3V LVTTL/LVCMOS to Differential LVPECL Translator

3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC−8 package and the single gate of the EPT20 makes it ideal for those applic

文件：65.45 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

3.3V LVTTL/LVCMOS to Differential LVPECL Translator

3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC−8 package and the single gate of the EPT20 makes it ideal for those applic

文件：65.45 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

3.3V LVTTL/LVCMOS to Differential LVPECL Translator

3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC−8 package and the single gate of the EPT20 makes it ideal for those applic

文件：65.45 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

3.3V LVTTL/LVCMOS to Differential LVPECL Translator

3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC−8 package and the single gate of the EPT20 makes it ideal for those applic

文件：65.45 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

3.3V LVTTL/LVCMOS to Differential LVPECL Translator

3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC−8 package and the single gate of the EPT20 makes it ideal for those applic

文件：65.45 Kbytes 页数：8 Pages

ONSEMI

安森美半导体