Dual 1:5 Differential Clock Drivers with LVPECL Inputs and LVDS Outputs

General Description The MAX9317/MAX9317A/MAX9317B/MAX9317C low skew, dual 1-to-5 differential drivers are designed for clock and data distribution. The differential input is reproduced at five LVDS outputs with a low output-to-output skew of 5ps. The MAX9317/MAX9317A are designed for low-voltage

文件：315.32 Kbytes 页数：10 Pages

Maxim

美信

Package：32-LQFP；包装：托盘 类别：集成电路（IC） 时钟缓冲器，驱动器 描述：IC CLK BUFFER 1:5 32TQFP

AD

亚德诺

Package：32-LQFP；包装：托盘 类别：集成电路（IC） 时钟缓冲器，驱动器 描述：DUAL 1:5 DIFFERENTIAL CLOCK DRIV

AD

亚德诺

Dual 1:5 Differential Clock Drivers with LVPECL Inputs and LVDS Outputs

General Description The MAX9317/MAX9317A/MAX9317B/MAX9317C low skew, dual 1-to-5 differential drivers are designed for clock and data distribution. The differential input is reproduced at five LVDS outputs with a low output-to-output skew of 5ps. The MAX9317/MAX9317A are designed for low-voltage

文件：315.32 Kbytes 页数：10 Pages

Maxim

美信

Dual 1:5 Differential Clock Drivers with LVPECL Inputs and LVDS Outputs

General Description The MAX9317/MAX9317A/MAX9317B/MAX9317C low skew, dual 1-to-5 differential drivers are designed for clock and data distribution. The differential input is reproduced at five LVDS outputs with a low output-to-output skew of 5ps. The MAX9317/MAX9317A are designed for low-voltage

文件：315.32 Kbytes 页数：10 Pages

Maxim

美信

Dual 1:5 Differential Clock Drivers with LVPECL Inputs and LVDS Outputs

General Description The MAX9317/MAX9317A/MAX9317B/MAX9317C low skew, dual 1-to-5 differential drivers are designed for clock and data distribution. The differential input is reproduced at five LVDS outputs with a low output-to-output skew of 5ps. The MAX9317/MAX9317A are designed for low-voltage

文件：315.32 Kbytes 页数：10 Pages

Maxim

美信